Investigation of the Electrical Parameters in a Partially Extended Ge-Source Double-Gate Tunnel Field-Effect Transistor (DG-TFET)

被引:0
|
作者
Singh, Omendra Kr [1 ]
Dhandapani, Vaithiyanathan [1 ]
Kaur, Baljit [1 ]
机构
[1] Natl Inst Technol Delhi, New Delhi 110040, Delhi, India
关键词
Ambipolarity; band-to-band tunneling (BTBT); linearity; tunnel field-effect transistor (TFET); temperature (T); INTERFACE-TRAP CHARGES; ANALOG PERFORMANCE; FET; IMPACT; LINEARITY;
D O I
10.1007/s11664-024-10997-y
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A partially extended germanium-source double-gate tunnel field-effect transistor (PEGeDG-TFET) utilizes line and point tunneling phenomena to achieve low ambipolar current and high ON-state current. These advantages are accompanied by an exceptionally low OFF-state current (IOFF) and subthreshold swing with resilience against short-channel effects. However, PEGeDG-TFETs face challenges in terms of large variations in IOFF and changes in electrical characteristics with temperature due to the change in the bandgap of semiconductor material. In this article, we explore the temperature-associated variations of a PEGeDG-TFET under the influence of interface trap charges (ITCs) for reliability assessment. Results revealed that the Shockley-Read-Hall phenomenon is dominant at lower gate bias voltage, leading to IOFF degeneration at high temperature. The band-to-band tunneling (BTBT) phenomenon experiences minor variations at higher temperature and gate voltage. Additionally, at high temperature (500 K), it is discovered that the threshold voltage, cut-off frequency, gain-bandwidth product, transconductance-frequency product, intrinsic gain, and transit time decrease, thus limiting the device reliability in the avionics sector where temperatures fall below 410 K with consistent performance of analog/radio-frequency (RF) parameters. This investigation was conducted via simulations on a Silvaco ATLAS simulator considering ITCs and temperature variations.
引用
收藏
页码:2999 / 3012
页数:14
相关论文
共 50 条
  • [21] Drain current model for double-gate tunnel field-effect transistor with hetero-gate-dielectric and source-pocket
    Wang, Ping
    Zhuang, YiQi
    Li, Cong
    Jiang, Zhi
    Liu, YuQi
    [J]. MICROELECTRONICS RELIABILITY, 2016, 59 : 30 - 36
  • [22] Modeling the single-gate, double-gate, and gate-all-around tunnel field-effect transistor
    Verhulst, Anne S.
    Soree, Bart
    Leonelli, Daniele
    Vandenberghe, William G.
    Groeseneken, Guido
    [J]. JOURNAL OF APPLIED PHYSICS, 2010, 107 (02)
  • [23] Partially Extended Germanium Source DG-TFET: Design, Analysis, and Optimization for Enhanced Digital and Analog/RF Parameters
    Omendra Kr Singh
    Vaithiyanathan Dhandapani
    Baljit Kaur
    [J]. Silicon, 2023, 15 : 1475 - 1490
  • [24] Enhanced transconductance in a double-gate graphene field-effect transistor
    Hwang, Byeong-Woon
    Yeom, Hye-In
    Kim, Daewon
    Kim, Choong-Ki
    Lee, Dongil
    Choi, Yang-Kyu
    [J]. SOLID-STATE ELECTRONICS, 2018, 141 : 65 - 68
  • [25] Modified Gate Oxide Double Gate Tunnel Field-Effect Transistor
    Karmakar, Priyanka
    Sahu, P. K.
    [J]. SILICON, 2022, 14 (12) : 6729 - 6736
  • [26] Modified Gate Oxide Double Gate Tunnel Field-Effect Transistor
    Priyanka Karmakar
    P. K. Sahu
    [J]. Silicon, 2022, 14 : 6729 - 6736
  • [27] Germanium Source Double-Gate Tunnel Field Effect Transistor with Metal Drain: Design & Simulation
    Khan, Anam
    Loan, Sajad A.
    Alharbi, Abdullah G.
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2020), 2020, : 21 - 24
  • [28] Investigation of Noise Characteristics in Gate-Source Overlap Tunnel Field-Effect Transistor
    Sinha, Sanjeet Kumar
    Chander, Sweta
    Chaudhary, Rekha
    [J]. SILICON, 2022, 14 (16) : 10661 - 10668
  • [29] Characterization of Double-Gate PN Type Tunneling Field-Effect Transistor
    Kuo, Cheng-Chun
    Lin, Jyi-Tsong
    Yeh, Chih-Ting
    Kranti, Abhinav
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 58 - 60
  • [30] Investigation of Noise Characteristics in Gate-Source Overlap Tunnel Field-Effect Transistor
    Sanjeet Kumar Sinha
    Sweta Chander
    Rekha Chaudhary
    [J]. Silicon, 2022, 14 : 10661 - 10668