TB-TBP: a task-based adaptive routing algorithm for network-on-chip in heterogenous CPU-GPU architectures

被引：4

作者：

Fang, Juan ^{[1
]}

Wei, Zhichao ^{[1
]}

Liu, Yaqi ^{[1
]}

Hou, Yumin ^{[1
]}

机构：

[1] Beijing Univ Technol, Fac Informat Technol, Beijing 100124, Peoples R China

来源：

JOURNAL OF SUPERCOMPUTING | 2024年 / 80卷 / 05期

基金：

中国国家自然科学基金; 北京市自然科学基金;

关键词：

Heterogeneous architectures; Network-on-chip (NoC); Routing algorithm; Task-based; DESIGN SPACE;

D O I：

10.1007/s11227-023-05700-7

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

With the rapid development of heterogeneous network-on-chip (NoC), a vast amount of shared resources are integrated into NoC. Intense resource competition exists between CPUs and GPUs, leading to congestion and a decrease in overall network performance. Reasonable node placement can minimize network conflicts at the topology level. This paper first discusses the placement of shared last-level cache and memory controller, then selects a more rational placement method and optimizes the path. To solve the hot spots problem in center placement method, a task-based routing algorithm is designed to plan the path. Simulation results demonstrate that, compared to the traditional routing algorithm, the overall network latency is reduced by 9%, and the CPU performance is improved by 13.6%. Furthermore, a dynamic task-based routing algorithm is proposed. Compared to the static task routing algorithm, the overall network latency is reduced by 2.08%, and the CPU performance is improved by 4.09%.

引用

页码：6311 / 6335

页数：25

共 50 条

[11] Dynamic Programming-Based Lifetime Aware Adaptive Routing Algorithm for Network-on-Chip
Wang, Liang
Wang, Xiaohang
Mak, Terrence
2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
[12] Traffic Allocation: An Efficient Adaptive Network-on-Chip Routing Algorithm Design
Wang, Nan
Valencia, Pedro
2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2016, : 2015 - 2019
[13] A SRNoC-based Adaptive Routing scheme for Network-on-Chip
Shi, Jiang-Yi
Li, Zhao
Shu, Hao
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 843 - 845
[14] Modeling and Simulation of Network-on-Chip Routing Algorithm Based on OPNET
Li, Fei
Gao, Wanjia
Chen, Liangchang
Liu, Wenyi
2020 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND HUMAN-COMPUTER INTERACTION (ICHCI 2020), 2020, : 323 - 327
[15] An Adaptive Congestion-Aware Routing Algorithm for Mesh Network-on-Chip Platform
Huang, Po-Tsang
Hwang, Wei
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 375 - +
[16] Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique
Leary, Glenn
Srinivasan, Krishnan
Mehta, Krishna
Chatha, Karam S.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 674 - 687
[17] An adaptive congestion-aware routing algorithm based on network load for wireless routers in wireless network-on-chip
Mamaghani, Shokoofeh Mikaeeli
Jamali, Mohammad Ali Jabraeil
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2018, 97 : 25 - 37
[18] Performance evaluation of a routing algorithm based on Hopfield Neural Network for network-on-chip
Esmaelpoor, Jamal
Ghafouri, Abdollah
INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (12) : 1963 - 1977
[19] IVM: A Task-based Shared Memory Programming Model and Runtime System to Enable Uniform Access to CPU-GPU Clusters
Sajjapongse, Kittisak
Gu, Ruidong
Becchi, Michela
PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), 2016, : 154 - 163
[20] Fault-Tolerant Routing Algorithm for Network-on-Chip Based on Dynamic XY Routing
LI Xiaohui1
2.State Key Laboratory of Software Engineering
WuhanUniversityJournalofNaturalSciences, 2009, 14 (04) : 343 - 348

← 1 2 3 4 5 →