A 1S1R Model with the Monte Carlo Function for Subthreshold Sensing Operation

被引:1
|
作者
Yu, Qiuyao [1 ]
Lei, Yu [1 ,2 ]
Song, Zhitang [1 ]
Zhang, GuangMing [1 ]
Chen, Houpeng [1 ]
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, State Key Lab Funct Mat Informat, Shanghai, Peoples R China
[2] Shanghai Nanotechnol Promot Ctr, Shanghai, Peoples R China
来源
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS | 2023年
基金
中国国家自然科学基金; 中国博士后科学基金;
关键词
phase change memory; 1S1R; subthreshold sensing; SPICE model; MC function; PHASE-CHANGE MEMORY; COMPACT MODEL;
D O I
10.1109/ISCAS46773.2023.10182196
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
3-D cross-point Phase change memory (PCM) is one of the most promising next-generation nonvolatile memory for storage-class memories, and the subthreshold sensing strategy can effectively improve its limited endurance. For the first time, we propose a one-selector-one-resistor (1S1R) model with Monte Carlo (MC) function. Based on this model, we analyze the device/array/circuit parameters setting requirements for subthreshold sensing. The bit line voltage and the array should be less than 2.96V and 2k, respectively. The sensing time of the 512b array should be longer than 220ns. A large selected cell current (Icell) difference is always accompanied by a large leakage current (Ileak) difference, which severely limits array size. The bias voltage (Vbias) adjustment scheme could increase the array size, but also the power consumption. The leakage current compensation scheme should adjust the compensation current dynamically as the variation of Icell is large.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] A Memristor with Low Switching Current and Voltage for 1S1R Integration and Array Operation
    Upadhyay, Navnidhi K.
    Sun, Wen
    Lin, Peng
    Joshi, Saumil
    Midya, Rivu
    Zhang, Xumeng
    Wang, Zhongrui
    Jiang, Hao
    Yoon, Jung Ho
    Rao, Mingyi
    Chi, Miaofang
    Xia, Qiangfei
    Yang, J. Joshua
    ADVANCED ELECTRONIC MATERIALS, 2020, 6 (05)
  • [2] Subthreshold read operations in 3D PCM: 1S1R device modeling and memory array analysis
    Yu, Qiuyao
    Zhang, Guangming
    Lei, Yu
    Yang, Xinyu
    Chen, Houpeng
    Wang, Qian
    Song, Zhitang
    MICROELECTRONIC ENGINEERING, 2024, 292
  • [3] Elucidating 1S1R operation to reduce the read voltage margin variability by stack and programming conditions optimization
    Lopez, J. Minguet
    Hudeley, L.
    Grenouillet, L.
    Robayo, D. Alfaro
    Sandrini, J.
    Navarro, G.
    Bernard, M.
    Carabasse, C.
    Deleruyelle, D.
    Castellani, N.
    Bocquet, M.
    Portal, J. M.
    Nowak, E.
    Molas, G.
    2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [4] In-Memory Adder Functionality in 1S1R Arrays
    Siemon, A.
    Menzel, S.
    Chattopadhyay, A.
    Waser, R.
    Linn, E.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1338 - 1341
  • [5] 1S1R sub-threshold operation in Crossbar arrays for low power BNN inference computing
    Lopez, J. Minguet
    Rummens, F.
    Reganaz, L.
    Heraud, A.
    Hirtzlin, T.
    Grenouillet, L.
    Navarro, G.
    Bernard, M.
    Carabasse, C.
    Castellani, N.
    Meli, V
    Martin, S.
    Magis, T.
    Vianello, E.
    Sabbione, C.
    Deleruyelle, D.
    Bocquet, M.
    Portal, J. M.
    Molas, G.
    Andrieu, F.
    2022 14TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2022), 2022, : 105 - 108
  • [6] A Circuit Simulation Model of 1S1R for 3D Phase-Change Memory
    Zhang G.
    Lei Y.
    Chen H.
    Yu Q.
    Song Z.
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2022, 56 (12): : 1649 - 1657
  • [7] Resistance requirements of threshold switching selectors in 1S1R crossbar array
    Lin, Chenglong
    Li, Gaosheng
    Jia, Xueqing
    2017 INTERNATIONAL CONFERENCE ON ELECTRONIC INFORMATION TECHNOLOGY AND COMPUTER ENGINEERING (EITCE 2017), 2017, 128
  • [8] On the Potential of CRS, 1D1R, and 1S1R Crossbar RRAM for Storage-Class Memory
    Lo, Chun-Li
    Chen, Mei-Chin
    Huang, Jiun-Jia
    Hou, Tuo-Hung
    2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
  • [9] Selector Design Considerations and Requirements for 1S1R RRAM Crossbar Array
    Zhang, Leqi
    Cosemans, Stefan
    Wouters, Dirk J.
    Groeseneken, Guido
    Jurczak, Malgorzata
    Govoreanu, Bogdan
    2014 IEEE 6TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2014,
  • [10] Advanced process technologies of 1S1R for High Density Cross Point ReRAM
    Kim, Beom Yong
    Kim, Hyeong Soo
    2015 SILICON NANOELECTRONICS WORKSHOP (SNW), 2015,