Advanced Thermal Control Using Chip Cooling Laminate Chip (CCLC) with Finite Element Method for System-in-Package (SiP) Technology

被引:5
|
作者
Oukaira, Aziz [1 ]
Said, Dhaou [2 ]
Zbitou, Jamal [3 ,4 ]
Lakhssassi, Ahmed [1 ]
机构
[1] Univ Quebec Outaouais, Dept Engn & Comp Sci, Gatineau, PQ J8X 3X7, Canada
[2] Univ Sherbrooke, Dept Elect & Comp Engn, Sherbrooke, PQ J1K 2R1, Canada
[3] Univ Abdelmalek Essaadi, LABT ENSA Tangier, Tetouan 93000, Morocco
[4] Univ Abdelmalek Essaadi, ENSA Tetouan, Tetouan 93000, Morocco
关键词
chip cooling laminate chip (CCLC); finite element method (FEM); system-in-package (SiP); MANAGEMENT; DESIGN;
D O I
10.3390/electronics12143154
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces a novel approach to address thermal management challenges in system-in-package (SiP) technology, which is a significant concern in various advanced technologies. The main objective is to assess the electrical and thermal performance of the SiP model by utilizing Chip Cooling Laminate Chip (CCLC) technology. To achieve this, we employed finite element method (FEM) analysis using COMSOL Multiphysics((R)) and MATLAB((R)) to compare the results of electrical and thermal SiP models with and without CCLC technology. The numerical simulations revealed that, as opposed to the traditional model, the temperature variation decreased significantly with a uniform temperature distribution when employing the CCLC technology. Additionally, the thermal conduction performance of the packaging system using CCLC demonstrated remarkable reliability and resolution with cost-effective micro-devices, particularly in micro-medicine applications. The analysis of the electrical and thermal models reported a maximum error between them of 1.15 degrees C.
引用
收藏
页数:16
相关论文
共 50 条
  • [1] Chip-package-board reliability of System-in-Package using laminate chip embedding technology based on Cu leadframe
    Fruehauf, Peter
    Munding, Andreas
    Pressel, Klaus
    Vogt, Michael
    Schwarz, Patrick
    2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
  • [2] Chip-Package-Board Reliability of System-in-Package Using Laminate Chip Embedding Technology Based on Cu Leadframe
    Fruehauf, Peter
    Munding, Andreas
    Pressel, Klaus
    Schwarz, Patrick
    Vogt, Michael
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (01): : 44 - 56
  • [3] Thermal camera for System-in-Package (SiP) technology: Transient thermal analysis based on FPGA and Finite Element Method (FEM)
    Oukaira, Aziz
    Said, Dhaou
    Mellal, Idir
    Ettahri, Ouafaa
    Zbitou, Jamal
    Lakhssassi, Ahmed
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 172
  • [4] Temperature simulation of system-in-package produced with hybrid chip mounting technology
    Boriskov, Petr
    Ershova, Natalya
    Putrolaynen, Vadim
    Savitskii, Maxim
    Seredov, Pavel
    Soloviev, Alexei
    3RD INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING AND CONTROL ENGINEERING, 2019, 630
  • [5] Thermal performance of flip chip using finite element method
    Yasir, AQ
    Pereira, DM
    Hassan, AY
    Seetharamu, KN
    ITHERM '98: SIXTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 1998, : 22 - 26
  • [6] Hygro-thermal mechanical analysis of flip chip package by finite element method
    Niu, Xiao-yan
    Li, Zhi-gang
    Yuan, Guo-zheng
    Shu, Xue-feng
    PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON NONLINEAR MECHANICS, 2007, : 829 - 832
  • [7] Application of Finite Element Method in Optimal Design of Flip-Chip Package
    Lin, Y. C.
    Xia, Yu-Chi
    ADVANCES IN MATERIALS AND PROCESSING TECHNOLOGIES II, PTS 1 AND 2, 2011, 264-265 : 1660 - 1665
  • [8] A Parallel Preconditioned Finite Element Method and Its Applications in System-in-Package Electromagnetic Simulations
    Wang W.-J.
    Hu S.-L.
    Zheng Y.-T.
    Zhao Z.-G.
    Zhou H.-J.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2021, 49 (01): : 58 - 63
  • [9] Advanced Measurement Method for Thermal Interface Material Thickness of Flip Chip Package
    Chang, Shih-Ping
    Chen, Liang-Pin
    2021 16TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2021, : 235 - 236
  • [10] Finite Element Modeling of C4 Cracking in a Large Die Large Laminate Coreless Flip Chip Package
    Li, Shidong
    Sinha, Tuhin
    Wassick, Thomas
    Lombardi, Thomas
    Reynolds, Charles
    Quinlan, Brian
    Iruvanti, Sushumna
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 271 - 276