Effect of Film Density on MgSiO3-Based Resistive Random-Access Memory

被引:0
|
作者
Jheng, Fu-Yuan [1 ,2 ]
Chang, Sheng-Po [3 ]
机构
[1] Natl Cheng Kung Univ, Inst Microelect, Tainan 70101, Taiwan
[2] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan
[3] Natl Kaohsiung Univ Sci & Technol, Dept Microelect Engn, Kaohsiung 88157, Taiwan
关键词
resistive random-access memory; MgSiO3; Bi-layer; film density; RRAM;
D O I
10.1149/2162-8777/ad2aeb
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Different film density MgSiO3 based resistive random-access memorys (RRAMs) are fabricated to investigate the resistive switching behaviors. The X-ray diffraction results, set voltage, reset voltage, cycling endurance, and retention time are drawn for comparison. With the increasing oxygen ratio gas flow, the resistive switching characteristics of MgSiO3 RRAM are drastically elevated by changing the fabrication conditions of the RS layer. Moreover, we portray a filament model to explain the most likely mechanism associated with the generation and rupture of conductive filaments composed of oxygen vacancies. The high randomness among switching cycles for memory application should be prevented, but it is suitable for the physical unclonable function. The relationship between HRS and the next time set voltage shows a strong correlation, and the conduction mechanisms of the low-resistance state (LRS) and HRS correspond to ohmic conduction and space charge-limited conduction, respectively. Meanwhile, the RRAM undergoes 10,000 s retention tests, and the two resistance states can be distinguished without obvious alternation or degradation. A favorable cycling endurance and retention time achieved by optimizing the fabrication parameters of Cu/MgSiO3/Pt RRAM have the potential for nonvolatile memristors and information security applications.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Resistive random-access memory based on ratioed memristors
    Lastras-Montano, Miguel Angel
    Cheng, Kwang-Ting
    [J]. NATURE ELECTRONICS, 2018, 1 (08): : 466 - 472
  • [2] Resistive random-access memory based on ratioed memristors
    Miguel Angel Lastras-Montaño
    Kwang-Ting Cheng
    [J]. Nature Electronics, 2018, 1 : 466 - 472
  • [3] A compute-in-memory chip based on resistive random-access memory
    Weier Wan
    Rajkumar Kubendran
    Clemens Schaefer
    Sukru Burc Eryilmaz
    Wenqiang Zhang
    Dabin Wu
    Stephen Deiss
    Priyanka Raina
    He Qian
    Bin Gao
    Siddharth Joshi
    Huaqiang Wu
    H.-S. Philip Wong
    Gert Cauwenberghs
    [J]. Nature, 2022, 608 : 504 - 512
  • [4] A compute-in-memory chip based on resistive random-access memory
    Wan, Weier
    Kubendran, Rajkumar
    Schaefer, Clemens
    Eryilmaz, Sukru Burc
    Zhang, Wenqiang
    Wu, Dabin
    Deiss, Stephen
    Raina, Priyanka
    Qian, He
    Gao, Bin
    Joshi, Siddharth
    Wu, Huaqiang
    Wong, H-S Philip
    Cauwenberghs, Gert
    [J]. NATURE, 2022, 608 (7923) : 504 - +
  • [5] Coding for Resistive Random-Access Memory Channels
    Song, Guanghui
    Cai, Kui
    Zhong, Xingwei
    Yu, Jiang
    Cheng, Jun
    [J]. 2020 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2020,
  • [6] Stretchable and Wearable Resistive Switching Random-Access Memory
    Shi, Qiuwei
    Wang, Jiangxin
    Aziz, Izzat
    Lee, Pooi See
    [J]. ADVANCED INTELLIGENT SYSTEMS, 2020, 2 (07)
  • [7] HReRAM: A Hybrid Reconfigurable Resistive Random-Access Memory
    Lastras-Montano, Miguel Angel
    Ghofrani, Amirali
    Cheng, Kwang-Ting
    [J]. 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1299 - 1304
  • [8] Electroforming-Free, Flexible, and Reliable Resistive Random-Access Memory Based on an Ultrathin TaOx Film
    Chen, Yuting
    Yan, Yu
    Wu, Jianwen
    Wang, Chen
    Lin, Jun Ye
    Zhao, Jin Shi
    Hwang, Cheol Seong
    [J]. ACS APPLIED MATERIALS & INTERFACES, 2020, 12 (09) : 10681 - 10688
  • [9] Physical Simulation of Si-Based Resistive Random-Access Memory Devices
    Sadi, Toufik
    Wang, Liping
    Gerrer, Louis
    Asenov, Asen
    [J]. 2015 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2015, : 385 - 388
  • [10] The mechanism underlying silicon oxide based resistive random-access memory (ReRAM)
    Chen, Yu-Li
    Ho, Mon-Shu
    Lee, Wen-Jay
    Chung, Pei-Fang
    Balraj, Babu
    Sivakumar, Chandrasekar
    [J]. NANOTECHNOLOGY, 2020, 31 (14)