Autocatalytic Deposition of Nickel-Boron Diffusion Barrier onto Diazonium-Treated SiO2 for High Aspect Ratio Through-Silicon Via Technology in 3D Integration

被引:0
|
作者
Zeb, Gul [1 ]
Nguyen, Tien Dat [2 ]
Giang, Thi Phuong Ly [3 ]
Le, Xuan Tuan [4 ]
机构
[1] Sheba Microsyst, Toronto, ON M3B 1Y8, Canada
[2] Polytech Montreal, Chem Engn, Montreal, PQ H3C 3A7, Canada
[3] Hanoi Univ Sci & Technol HUST, Sch Chem & Life Sci SCLS, Hanoi 100000, Vietnam
[4] Innovat DIC Chimitron Inc DIC Corp, St Jean, PQ J3B 8J8, Canada
关键词
diazonium treatment; autocatalytic deposition; nickel-boron barrier; high aspect ratio TSV; copper filling; ELECTROLESS; METALLIZATION; VIAS; SEED; MICROSTRUCTURE; NANOPARTICLES; ACTIVATION; CATALYST; LAYER; FILMS;
D O I
10.1021/acsaelm.4c00062
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the field of three-dimensional (3D) integration for microelectronics, achieving efficient and reliable deposition of multilayers within a high aspect ratio through-silicon vias (TSVs) is of paramount importance. Conventional physical-based techniques face several challenges in high aspect ratio TSV fabrication, from electrical isolation to copper electro-filling. In this study, we propose an innovative approach using an autocatalytic deposition process to address these challenges. Unlike multistep silane chemistry, our electroless nickel plating is accomplished on diazonium-treated SiO2 surfaces. Remarkably, the deposited nickel-boron film exhibits excellent step-coverage in high-aspect-ratio TSVs. The robust adhesion of the electrolessly deposited film, combined with its chemical composition, makes it suitable as a diffusion barrier and seed layer for direct electroplating of copper. Consequently, we demonstrate the feasibility of our Cu/Ni-B/SiO2 stack for efficient copper filling of high aspect ratio TSVs, despite t
引用
收藏
页码:2011 / 2018
页数:8
相关论文
共 10 条
  • [1] High-aspect ratio through-silicon vias for the integration of microfluidic cooling with 3D microsystems
    Oh, Hanju
    Gu, Ja Myung
    Hong, Sang Jeen
    May, Gary S.
    Bakir, Muhannad S.
    MICROELECTRONIC ENGINEERING, 2015, 142 : 30 - 35
  • [2] Enhanced Barrier Seed Metallization for Integration of High-Density High Aspect-Ratio Copper-Filled 3D Through-Silicon Via Interconnects
    Civale, Yann
    Armini, Silvia
    Philipsen, Harold
    Redolfi, Augusto
    Velenis, Dimitrios
    Croes, Kristof
    Heylen, Nancy
    El-Mekki, Zaid
    Vandersmissen, Kevin
    Beyer, Gerald
    Swinnen, Bart
    Beyne, Eric
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 822 - 826
  • [3] Fabrication and Electrical Characterization of High Aspect Ratio Through-Silicon Vias with Polyimide Liner for 3D Integration
    Chen, Xuyan
    Chen, Zhiming
    Xiao, Lei
    Hao, Yigang
    Wang, Han
    Ding, Yingtao
    Zhang, Ziyue
    MICROMACHINES, 2022, 13 (07)
  • [4] Electroless Nickel Alloy Deposition on SiO2 for Application as a Diffusion Barrier and Seed Layer in 3D Copper Interconnect Technology
    Kim, Tae-Yoo
    Son, Hwa-Jin
    Lim, Seung-Kyu
    Song, Young-Il
    Park, Hwa-Sun
    Suh, Su-Jeong
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2014, 14 (12) : 9515 - 9524
  • [5] Superconducting High-Aspect Ratio Through-Silicon Vias With DC-Sputtered Al for Quantum 3D Integration
    Alfaro-Barrantes, J. A.
    Mastrangeli, M.
    Thoen, D. J.
    Visser, S.
    Bueno, J.
    Baselmans, J. J. A.
    Sarro, P. M.
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (07) : 1114 - 1117
  • [6] Analysis of high aspect ratio Through Silicon Via (TSV) diffusion and stress impact profile during 3D advanced integration
    Djomeni, L.
    Mourier, T.
    Minoret, S.
    Fadloun, S.
    Barnes, J-P
    Rouchon, D.
    Burgess, S.
    Price, A.
    Vandroux, L.
    Mathiot, D.
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 4, 2014, 61 (03): : 219 - 226
  • [7] Optimization of Chemistry and Process Parameters for Void-Free Copper Electroplating of High Aspect Ratio Through-Silicon Vias for 3D Integration
    Malta, Dean
    Gregory, Christopher
    Temple, Dorota
    Wang, Chen
    Richardson, Thomas
    Zhang, Yun
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1301 - +
  • [8] Highly-Conformal Plasma-Enhanced Atomic-Layer Deposition Silicon Dioxide Liner for High Aspect-Ratio Through-Silicon Via 3D Interconnections
    Civale, Yann
    Redolfi, Augusto
    Velenis, Dimitrios
    Heylen, Nancy
    Beynet, Julien
    Jung, InSoo
    Woo, Jeong-Jun
    Swinnen, Bart
    Beyer, Gerald
    Beyne, Eric
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [9] Replacing the PECVD-SiO2 in the Through-Silicon Via of High-Density 3D LSIs with Highly Scalable Low Cost Organic Liner: Merits and Demerits
    Mariappan, Murugesan
    Fukushima, Takafumi
    Beatrix, JiChel
    Hashimoto, Hiroyuki
    Sato, Yutaka
    Lee, Kangwook
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 636 - 640
  • [10] High aspect ratio through-silicon-via formation by using low-cost electroless-Ni as barrier and seed layers for 3D-LSI integration and packaging applications
    Murugesan, M.
    Mori, K.
    Bea, J. C.
    Koyanagi, M.
    Fukushima, T.
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (59)