A direct digital frequency synthesizer with high-speed current-steering DAC

被引:0
|
作者
余金山 [1 ,2 ,3 ]
付东兵 [1 ,2 ]
李儒章 [1 ,2 ]
姚亚峰 [1 ,2 ]
严刚 [1 ,2 ]
刘军 [1 ,2 ]
张瑞涛 [1 ,2 ]
俞宙 [1 ,2 ]
李暾 [3 ]
机构
[1] National Laboratory of Analog IC’s
[2] Sichuan Institute of Solid State Circuits
[3] School of Computer Science,National University of Defense Technology
基金
中国国家自然科学基金;
关键词
DDS; CORDIC; DAC; current steering;
D O I
暂无
中图分类号
TN741 [直接法];
学科分类号
080902 ;
摘要
A high-speed SiGe BiCMOS direct digital frequency synthesizer(DDS)is presented.The design integrates a high-speed digital DDS core,a high-speed differential current-steering mode 10-bit D/A converter,a serial/parallel interface,and clock control logic.The DDS design is processed in 0.35μm SiGe BiCMOS standard process technology and worked at 1 GHz system frequency.The measured results show that the DDS is capable of generating a frequency-agile analog output sine wave up to 400+MHz.
引用
收藏
页码:86 / 93
页数:8
相关论文
共 50 条
  • [1] A direct digital frequency synthesizer with high-speed current-steering DAC
    Yu Jinshan
    Fu Dongbing
    Li Ruzhang
    Yao Yafeng
    Yan Gang
    Liu Jun
    Zhang Ruitao
    Yu Zhou
    Li Tun
    [J]. JOURNAL OF SEMICONDUCTORS, 2009, 30 (10)
  • [2] A direct digital frequency synthesizer with single-stage delta-sigma interpolator and current-steering DAC
    Ni, WN
    Dai, FF
    Shi, Y
    Jaeger, RC
    [J]. 2005 Symposium on VLSI Circuits, Digest of Technical Papers, 2005, : 56 - 59
  • [3] Current Switch Driver and Current Source Designs for High-speed Current-steering DAC
    Luo Fang-Jie
    Yin Yong-Sheng
    Liang Shang-Quan
    Gao Ming-Lun
    [J]. 2008 2ND INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION, 2008, : 364 - 367
  • [4] A 12-bit Segmented Current-Steering DAC With High-Speed Deserializer
    Qin, Rongxing
    You, Fei
    Ma, Mingming
    He, Qian
    He, Songbai
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2782 - 2786
  • [5] A direct digital frequency synthesizer with fourth-order phase domain ΔΣ noise shaper and 12-bit current-steering DAC
    Dai, FF
    Ni, WN
    Yin, S
    Jaeger, RC
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 839 - 850
  • [6] A high speed direct digital frequency synthesizer realized by a segmented nonlinear DAC
    Yuan Ling
    Ni Weining
    Hao Zhikun
    Shi Yin
    Li Wenchang
    [J]. JOURNAL OF SEMICONDUCTORS, 2009, 30 (09)
  • [7] A high speed direct digital frequency synthesizer realized by a segmented nonlinear DAC
    袁凌
    倪卫宁
    郝志坤
    石寅
    李文昌
    [J]. Journal of Semiconductors, 2009, 30 (09) : 66 - 69
  • [8] Digital Circuit Design for a High-Speed Direct Digital Frequency Synthesizer
    Yu, Jinshan
    Zhang, Ruitao
    Li, YuJing
    Fu, Dongbing
    Li, RuZhang
    Yao, Yafeng
    Li, Tun
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 162 - +
  • [9] Modeling Random Clock Jitter Effect of High-Speed Current-Steering NRZ and RZ DAC
    Kim, Seonggeon
    Lee, Kang-Yoon
    Lee, Minjae
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (09) : 2832 - 2841
  • [10] Digital Background Calibration of a Split Current-Steering DAC
    Stoops, David J.
    Kuo, Jenny
    Hurst, Paul J.
    Levy, Bernard C.
    Lewis, Stephen H.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 2854 - 2864