共 31 条
- [21] D-SET Mitigation Using Common Clock Tree Insertion Techniques for Triple-Clock TMR Flip-Flop 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 201 - 205
- [22] Distributed Multi TSV 3D Clock Distribution Network in TSV-based 3D IC 2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 87 - 90
- [23] Power Efficient 3D Clock Distribution Network Design with TSV Count Optimization PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS, 2016, 93 : 169 - 175
- [24] Timing Analysis for Thermally Robust Clock Distribution Network Design for 3D ICs 2013 IEEE 22ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2013, : 69 - 72
- [25] Implementation of the clock edge controllable dual edge-triggered D flip-flop using the cellular neural network Liu, Y.-Y. (yyliu@njfu.edu.cn), 1600, Beijing University of Posts and Telecommunications (36):
- [26] Vertical Tree 3-dimensional TSV Clock Distribution Network in 3D IC 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1945 - 1950
- [27] Reliability-Aware 3-D Clock Distribution Network Using Memristor Ratioed Logic IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (09): : 1847 - 1854
- [28] Relay Transmission Thruchip Interface with Low-Skew 3D Clock Distribution Network IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (04): : 322 - 332