Comparison of D-flip-flops and D-latches:influence on SET susceptibility of the clock distribution network

被引:0
|
作者
Pei-Pei Hao [1 ]
Shu-Ming Chen [1 ]
机构
[1] College of Computer,National University of Defense Technology
基金
中国国家自然科学基金;
关键词
Clock distribution network; D-flip-flop; D-latch; Reliability; Single-event transient; Susceptibility;
D O I
暂无
中图分类号
TN40 [一般性问题];
学科分类号
080903 ; 1401 ;
摘要
As technology scales down, clock distribution networks(CDNs) in integrated circuits(ICs) are becoming increasingly sensitive to single-event transients(SETs).The SET occurring in the CDN can even lead to failure of the entire circuit system. Understanding the factors that influence the SET sensitivity of the CDN is crucial to achieving radiation hardening of the CDN and realizing the design of highly reliable ICs. In this paper, the influences of different sequential elements(D-flip-flops and D-latches, the two most commonly used sequential elements in modern synchronous digital systems) on the SET susceptibility of the CDN were quantitatively studied. Electrical simulation and heavy ion experiment results reveal that the CDN-SET-induced incorrect latching is much more likely to occur in DFF and DFF-based designs. This can supply guidelines for the design of IC with high reliability.
引用
收藏
页码:88 / 97
页数:10
相关论文
共 31 条
  • [21] D-SET Mitigation Using Common Clock Tree Insertion Techniques for Triple-Clock TMR Flip-Flop
    Schrape, Oliver
    Breitenreiter, Anselm
    Andjelkovic, Marko
    Krstic, Milos
    2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 201 - 205
  • [22] Distributed Multi TSV 3D Clock Distribution Network in TSV-based 3D IC
    Kim, Dayoung
    Kim, Joohee
    Cho, Jonghyun
    Pak, Jun So
    Kim, Joungho
    Lee, Hyungdong
    Lee, Junho
    Park, Kunwoo
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 87 - 90
  • [23] Power Efficient 3D Clock Distribution Network Design with TSV Count Optimization
    Joshi, Nikhil
    Reuben, John
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS, 2016, 93 : 169 - 175
  • [24] Timing Analysis for Thermally Robust Clock Distribution Network Design for 3D ICs
    Park, Sung Joo
    Natu, Nitish
    Swaminathan, Madhavan
    Lee, Byunghyun
    Lee, Sang Min
    Ryu, Woong Hwan
    Kim, Kee Sup
    2013 IEEE 22ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2013, : 69 - 72
  • [25] Implementation of the clock edge controllable dual edge-triggered D flip-flop using the cellular neural network
    Liu, Y.-Y. (yyliu@njfu.edu.cn), 1600, Beijing University of Posts and Telecommunications (36):
  • [26] Vertical Tree 3-dimensional TSV Clock Distribution Network in 3D IC
    Kim, Dayoung
    Kim, Joohee
    Pak, Junso
    Lee, Hyungdong
    Lee, Junho
    Park, Kunwoo
    Kim, Joungho
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1945 - 1950
  • [27] Reliability-Aware 3-D Clock Distribution Network Using Memristor Ratioed Logic
    Mirzaie, Nahid
    Lin, Chung-Ching
    Alzahmi, Ahmed
    Byun, Gyung-Su
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (09): : 1847 - 1854
  • [28] Relay Transmission Thruchip Interface with Low-Skew 3D Clock Distribution Network
    Take, Yasuhiro
    Kuroda, Tadahiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (04): : 322 - 332
  • [29] Operational Risk Assessment of Distribution Network Equipment Based on Rough Set and D-S Evidence Theory
    Li, Cunbin
    Qing, Gefu
    Li, Peng
    Yin, Tingting
    JOURNAL OF APPLIED MATHEMATICS, 2013,
  • [30] A 3-D Low Jitter and Skew Clock Distribution Network Scheme Using LTCC Package Level Interposer With a Planar Cavity Resonator
    Lee, Woojin
    Kim, Jaemin
    Ryu, Chunghyun
    Park, Jongbae
    Kim, Jun Chul
    Kim, Joungho
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (08) : 512 - 514