A 14-bit 500-MS/s DAC with digital background calibration

被引：0

作者：

徐震 ^{[1
]}

李学清 ^{[2
]}

刘嘉男 ^{[2
]}

魏琦 ^{[2
]}

骆丽 ^{[1
]}

杨华中 ^{[2
]}

机构：

[1] School of Electronic and Information Engineering, Beijing Jiaotong University

[2] Circuits and System Laboratory, Department of Electronic Engineering, Tsinghua University

来源：

Journal of Semiconductors | 2014年 / 03期

基金：

国家高技术研究发展计划(863计划); 中国国家自然科学基金;

关键词：

digital to analog converter(DAC); current-steering; digital background calibration;

D O I：

暂无

中图分类号：

TN792 [];

学科分类号：

摘要：

Thelinearityofcurrent-steeringdigital-to-analogconverters(DACs)atlowsignalfrequenciesismainly limited by matching properties of current sources, so large-size current source arrays are widely used for better matching. This, however, results in large gradient errors and parasitic capacitance, which degrade the spurious free dynamic range(SFDR) for high-frequency signals. To overcome this problem, calibration is an effective method.In this paper, a digital background calibration technique for current-steering DACs is presented and verified by a 14-bit DAC in a 0.13 m standard CMOS process. The measured differential nonlinearity(DNL) and integral nonlinearity(INL) are 0.4 LSB and 1.2 LSB, respectively. At 500-MS/s, the SFDR is 70 dB and 50.3 dB for signals of 5.4 MHz and 224 MHz, respectively. The core area is 0.69 mm2and the power consumption is 165 mW from a mixed power supply with 1.2 V and 3.3 V.

引用

页码：156 / 161

页数：6

共 50 条

[41] A Time-Interleaved 14-bit 500MS/s Charge-Domain ADC with Mix-signal Mismatch Calibration
Chen, Zhenhai
He, Xiaoxiong
Qian, Hongwen
Wu, Haijun
Yu, Zongguang
Yan, Xue
2019 IEEE 4TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2019), 2019, : 220 - 223
[42] A 300-MS/s 14-bit, digital-to-analog converter in logic CMOS
Hyde, J
Humes, T
Diorio, C
Thomas, M
Figueroa, M
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (05) : 734 - 740
[43] Digital Self-Calibration Technique Based on 14-Bit SAR ADC
赵毅强
贾南
戴鹏
杨明
Transactions of Tianjin University, 2013, (06) : 454 - 458
[44] Digital self-calibration technique based on 14-bit SAR ADC
Zhao Y.
Jia N.
Dai P.
Yang M.
Transactions of Tianjin University, 2013, 19 (6) : 454 - 458
[45] A 14-bit 40-MS/s Split-DAC based SAR ADC in 65 nm CMOS
Liang, Wenjie
Duan, Quanzhen
MICROELECTRONICS JOURNAL, 2022, 123
[46] Digital Self-Calibration Technique Based on 14-Bit SAR ADC
赵毅强
贾南
戴鹏
杨明
Transactions of Tianjin University, 2013, 19 (06) : 454 - 458
[47] A 14-bit 1.2-V low power SAR ADC with digital background calibration in 0.18 μm CMOS
Tong, Xingyuan
Guo, Hui
Xin, Xin
Zhang, Chang
Hu, Yuanhao
MICROELECTRONICS JOURNAL, 2022, 127
[48] A 14-bit Successive-Approximation AD Converter with Digital Calibration Algorithm
He Yong
Wu Wuchen
Meng Hao
Zhou Zhonghua
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 234 - +
[49] A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization
Hou, Hegang
Wang, Zongmin
Kong, Ying
Peng, Xinmang
Guan, Haitao
Wang, Jinhao
Ren, Yan
PROCEEDINGS OF THE 2015 JOINT INTERNATIONAL MECHANICAL, ELECTRONIC AND INFORMATION TECHNOLOGY CONFERENCE (JIMET 2015), 2015, 10 : 939 - 944
[50] Robust design of a 500-MS/s 10-bit triple-channel current-steering DAC in 40 nm CMOS
程龙
朱瑜
朱凯
陈迟晓
任俊彦
Journal of Semiconductors, 2013, (10) : 125 - 131

← 1 2 3 4 5 →