Analytical model including the fringing-induced barrier lowering effect for a dual-material surrounding-gate MOSFET with a high-κ gate dielectric

被引:0
|
作者
李聪 [1 ]
庄奕琪 [1 ]
张丽 [1 ]
包军林 [1 ]
机构
[1] School of Microelectronics, Xidian University, Xi’an 710071, China
基金
中央高校基本科研业务费专项资金资助; 中国国家自然科学基金;
关键词
high-k gate dielectric; fringing-induced barrier lowering; analytical model;
D O I
暂无
中图分类号
TN386.1 [金属-氧化物-半导体(MOS)器件];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ;
摘要
By solving Poisson’s equation in both semiconductor and gate insulator regions in the cylindrical coordinates, an analytical model for a dual-material surrounding-gate (DMSG) metal–oxide semiconductor field-effect transistor (MOSFET) with a high-κ gate dielectric has been developed. Using the derived model, the influences of fringing-induced barrier lowering (FIBL) on surface potential, subthreshold current, DIBL, and subthreshold swing are investigated. It is found that for the same equivalent oxide thickness, the gate insulator with high-κ dielectric degrades the short-channel performance of the DMSG MOSFET. The accuracy of the analytical model is verified by the good agreement of its results with that obtained from the ISE three-dimensional numerical device simulator.
引用
收藏
页码:609 / 615
页数:7
相关论文
共 50 条
  • [21] Analytical Exploration and Simulation of Dual-Material Gate Macaroni Channel MOSFET biosensor using dielectric-modulation technique
    Banerjee, Pritha
    Das, Jayoti
    [J]. MICRO AND NANOSTRUCTURES, 2022, 165
  • [22] 3-D analytical modeling of high-k gate stack dual-material tri-gate strained silicon-on-nothing MOSFET with dual-material bottom gate for suppressing short channel effects
    Banerjee, Pritha
    Sarkar, Subir Kumar
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 631 - 639
  • [23] Modeling threshold voltage and drain-induced barrier lowering effect of opposite doping core-shell channel surrounding-gate junctionless MOSFET
    Xu, Lijun
    Wu, Guitai
    Li, Pei
    Cheng, Tiedong
    [J]. MICROELECTRONICS JOURNAL, 2023, 139
  • [24] 3-D analytical modeling of high-k gate stack dual-material tri-gate strained silicon-on-nothing MOSFET with dual-material bottom gate for suppressing short channel effects
    Pritha Banerjee
    Subir Kumar Sarkar
    [J]. Journal of Computational Electronics, 2017, 16 : 631 - 639
  • [25] Drain-induced barrier-lowering effect in surrounding-gate schottky barrier metal-oxide semiconductor field transistor
    Xu Li-Jun
    Zhang He-Ming
    [J]. ACTA PHYSICA SINICA, 2013, 62 (10)
  • [26] An Analytical Surface Potential Based Threshold Voltage Model of Triple Material Surrounding Gate Schottky Barrier MOSFET
    Mondal, Siddhartha
    Naru, Debabrata
    Sarkar, Angsuman
    Sarkar, Chandan Kumar
    [J]. JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2015, 12 (02) : 180 - 188
  • [27] An analytical drain current model for dual-material gate graded-channel and dual-oxide thickness cylindrical gate (DMG-GC-DOT) MOSFET
    Jaafar H.
    Aouaj A.
    Bouziane A.
    Iñiguez B.
    [J]. Nanoscience and Nanotechnology - Asia, 2019, 9 (02): : 291 - 297
  • [28] Analytical modelling of dielectric engineered strained dual-material double-gate-tunnelling field effect transistor
    Dash, Dinesh Kumar
    Saha, Priyanka
    Sarkar, Subir Kumar
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 1039 - 1048
  • [29] Analytical Threshold Voltage Model Including Effective Conducting Path Effect (ECPE) for Surrounding-Gate MOSFETs (SGMOSFETs) With Localized Charges
    Yu, Yun Seop
    Cho, Namki
    Hwang, Sung Woo
    Ahn, Doyeol
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (11) : 3176 - 3180
  • [30] Impacts of quantum confinement effect on threshold voltage and drain-induced barrier lowering effect of junctionless surrounding-gate nanosheet NMOSFET including source/drain depletion regions
    Xu, Lijun
    An, Linfang
    Zhao, Jia
    He, Yulei
    Teng, Lijuan
    Jiang, Yuanxing
    [J]. MICROELECTRONICS JOURNAL, 2024, 152