A multi-step standard-cell placement algorithm of optimizing timing and congestion behavior

被引:0
|
作者
侯文婷
洪先龙
吴为民
蔡懿慈
机构
基金
中国国家自然科学基金;
关键词
placement; congestion; timing analysis; look up table delay model; congestion estimation model;
D O I
暂无
中图分类号
TN402 [设计];
学科分类号
摘要
The timing behavior and congestion behavior are two important goals in the performance-driven standard-cell placement. In this paper, we analyze the relationship between the timing and congestion behavior. We bring up a multi-step placement algorithm to reach the two goals. First, the timing-driven placement algorithm is used to find the global optimal solution. In the second step, the algorithm tries to decrease the maximum congestion while not deteriorating the timing behavior. We have implemented our algorithm and tested it with real circuits. The results show that the maximum delay can decrease by 30% in our timing-driven placement and in the second step the maximum congestion will decrease by 10% while the timing behavior is unchanged.
引用
收藏
页码:310 / 320
页数:11
相关论文
共 50 条
  • [1] A multi-step standard-cell placement algorithm of optimizing timing and congestion behavior
    Hou, WT
    Hong, XL
    Wu, WM
    Cai, YC
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2002, 45 (04): : 310 - 320
  • [2] A multi-step standard-cell placement algorithm of optimizing timing and congestion behavior
    Wenting Hou
    Xianlong Hong
    Weimin Wu
    Yici Cai
    Science in China Series F: Information Sciences, 2002, 45 (4): : 310 - 320
  • [3] Incremental placement algorithm for standard-cell layout
    Li, ZY
    Wu, WM
    Hong, XL
    Gu, J
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 883 - 886
  • [4] A standard-cell placment algorithm of optimizing multiple objects
    Hou, WT
    Hong, XL
    Wu, WM
    Cai, YC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 867 - 870
  • [5] PAFLO: A fast standard-cell detailed placement algorithm
    Zhou, HB
    Wu, WM
    Hong, XL
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1401 - 1405
  • [6] UTACO: A unified timing and congestion optimizing algorithm for standard cell global routing
    Tong, J
    Hong, XL
    Bao, HY
    Cai, YC
    Xu, JY
    Cheng, CK
    Jun, G
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 834 - 839
  • [7] Placement watermarking of standard-cell designs
    Irby, DL
    Newbould, RD
    Carothers, JD
    Rodriguez, JJ
    Holman, WT
    2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 116 - 120
  • [8] AN EFFICIENT HEURISTIC FOR STANDARD-CELL PLACEMENT
    KAPPEN, HJ
    INTEGRATION-THE VLSI JOURNAL, 1991, 10 (03) : 251 - 269
  • [9] A PROCEDURE FOR PLACEMENT OF STANDARD-CELL VLSI CIRCUITS
    DUNLOP, AE
    KERNIGHAN, BW
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (01) : 92 - 98
  • [10] Standard-Cell Placement from Functional Descriptions
    Klaus Buchenrieder
    JournalofComputerScienceandTechnology, 1991, (01) : 37 - 46