Quantum simulation study of double gate hetero gate dielectric and LDD doping graphene nanoribbon p–i–n tunneling FETs

被引:0
|
作者
王伟 [1 ]
岳工舒 [1 ]
杨晓 [1 ]
张露 [1 ]
张婷 [1 ]
机构
[1] College of Electronic Science and Engineering,Nanjing University of Posts and Telecommunications
关键词
GNRFETs; non-equilibrium Green’s functions(NEGF); p–i–n tunneling field-effect transistor(TFET); GNR width; lightly doped drain; hetero gate dielectric;
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ;
摘要
We perform a theoretical study of the effects of the lightly doped drain(LDD) and high-k dielectric on the performances of double gate p–i–n tunneling graphene nanoribbon field effect transistors(TFETs). The models are based on non-equilibrium Green’s functions(NEGF) solved self-consistently with 3D-Poisson’s equations. For the first time, hetero gate dielectric and single LDD TFETs(SL-HTFETs) are proposed and investigated. Simulation results show SL-HTFETs can effectively decrease leakage current, sub-threshold swing, and increase on–off current ratio compared to conventional TFETs and Si-based devices; the SL-HTFETs from the 3p C 1 family have better switching characteristics than those from the 3p family due to smaller effective masses of the former. In addition,comparison of scaled performances between SL-HTFETs and conventional TFETs show that SL-HTFETs have better scaling properties than the conventional TFETs, and thus could be promising devices for logic and ultra-low power applications.
引用
收藏
页码:51 / 56
页数:6
相关论文
共 50 条
  • [31] Quantum hall effect in a gate-controlled p-n junction of graphene
    Williams, J. R.
    DiCarlo, L.
    Marcus, C. M.
    SCIENCE, 2007, 317 (5838) : 638 - 641
  • [32] TCAD Simulation of the Doping-Less TFET with Ge/SiGe/Si Hetero-Junction and Hetero-Gate Dielectric for the Enhancement of Device Performance
    Han, Tao
    Liu, Hongxia
    Chen, Shupeng
    Wang, Shulong
    Xie, Haiwu
    COATINGS, 2020, 10 (03)
  • [33] 2D Quantum Mechanical Simulation of Gate-Leakage Current in Double-Gate n-MOSFETs
    Muraoka, Satoru
    Mukai, Ryota
    Souma, Satofumi
    Ogawa, Matsuto
    2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 297 - 300
  • [34] A graphene P-N junction induced by single-gate control of dielectric structures
    Xu, Xiaodan
    Wang, Cong
    Liu, Yang
    Wang, Xiaofeng
    Gong, Nan
    Zhu, Zhimao
    Shi, Bin
    Ren, Mengxin
    Cai, Wei
    Rupp, Romano A.
    Zhang, Xinzheng
    Xu, Jingjun
    JOURNAL OF MATERIALS CHEMISTRY C, 2019, 7 (29) : 8796 - 8802
  • [35] Analytical modeling and simulation of workfunction engineered gate junctionless high-k dielectric Double Gate MOSFET: A comparative study
    Dept. of Electronics and Telecommunication Engineering, Jadavpur University, India
    IET Conf Publ, CP683 (428-432):
  • [36] Photoluminescence study of resonant tunneling transistor with p+/n-junction gate
    Ohno, Y
    Kishimoto, S
    Maezawa, K
    Mizutani, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (01): : 35 - 40
  • [37] Models for Plasmonic THz Detectors Based on Graphene Split-Gate FETs with Lateral p-n Junctions
    Ryzhii, Maxim
    Ryzhii, Victor
    Satou, Akira
    Otsuji, Taiichi
    Mitin, Vladimir
    Shur, Michael S.
    2016 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2016, : 361 - 364
  • [38] Simulation Study for Dual Material Gate Hetero-Dielectric TFET: Static Performance Analysis for Analog Applications
    Upasana
    Narang, Rakhi
    Gupta, Mridula
    Saxena, Manoj
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [39] Simulation study of hetero dielectric tri material gate tunnel FET based common source amplifier circuit
    Dutta, Umesh
    Soni, M. K.
    Pattanaik, Manisha
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 99 : 258 - 263
  • [40] Investigation of light doping and hetero gate dielectric carbon nanotube tunneling field-effect transistor for improved device and circuit-level performance
    Wang, Wei
    Sun, Yuan
    Wang, Huan
    Xu, Hongsong
    Xu, Min
    Jiang, Sitao
    Yue, Gongshu
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (03)