A low overhead load balancing router for network-on-chip

被引:0
|
作者
周小锋 [1 ]
刘露 [1 ]
朱樟明 [1 ]
周端 [1 ]
机构
[1] School of Microelectronics,Xidian University
基金
中国国家自然科学基金;
关键词
NoC; low overhead; load balancing; router;
D O I
暂无
中图分类号
TN47 [大规模集成电路、超大规模集成电路];
学科分类号
080903 ; 1401 ;
摘要
The design of a router in a network-on-chip(NoC) system has an important impact on some performance criteria.In this paper,we propose a low overhead load balancing router(LOLBR) for 2D mesh NoC to enhance routing performance criteria with low hardware overhead.The proposed LOLBR employs a balance toggle identifier to control the initial routing direction of X or Y for flit injection.The simplified demultiplexers and multiplexers are used to handle output ports allocation and contention,which provide a guarantee of deadlock avoidance.Simulation results show that the proposed LOLBR yields an improvement of routing performance over the reported routing schemes in average packet latency by 26.5%.The layout area and power consumption of the network compared with the reported routing schemes are 15.3%and 11.6%less respectively.
引用
收藏
页码:91 / 97
页数:7
相关论文
共 50 条
  • [1] A low overhead load balancing router for network-on-chip
    Zhou Xiaofeng
    Liu Lu
    Zhu Zhangming
    Zhou Duan
    [J]. JOURNAL OF SEMICONDUCTORS, 2016, 37 (11)
  • [2] A load balancing bufferless deflection router for network-on-chip
    Zhou Xiaofeng
    Zhu Zhangming
    Zhou Duan
    [J]. JOURNAL OF SEMICONDUCTORS, 2016, 37 (07)
  • [3] A load balancing bufferless deflection router for network-on-chip
    周小锋
    朱樟明
    周端
    [J]. Journal of Semiconductors, 2016, (07) : 108 - 115
  • [4] A load balancing bufferless deflection router for network-on-chip
    周小锋
    朱樟明
    周端
    [J]. Journal of Semiconductors., 2016, 37 (07) - 115
  • [5] Scalable load balancing congestion-aware Network-on-Chip router architecture
    Wang, Chifeng
    Hu, Wen-Hsiang
    Bagherzadeh, Nader
    [J]. JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2013, 79 (04) : 421 - 439
  • [6] A Routing Aggregation for Load Balancing Network-on-Chip
    Zhou, Xiaofeng
    Liu, Lu
    Zhu, Zhangming
    Zhou, Duan
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (09)
  • [7] A Compression Router for Low-Latency Network-on-Chip
    Niwa, Naoya
    Shikama, Yoshiya
    Amano, Hideharu
    Koibuchi, Michihiro
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2023, E106D (02) : 170 - 180
  • [8] An Asynchronous Network-on-Chip Router with Low Standby Power
    Elshennawy, Amr
    Khatri, Sunil P.
    [J]. 2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 394 - 399
  • [9] A bypass-based low latency network-on-chip router
    Guo, Peng
    Liu, Qingbin
    Chen, Ruizhi
    Yang, Lei
    Wang, Donglin
    [J]. IEICE ELECTRONICS EXPRESS, 2019, 16 (04) : 1 - 12
  • [10] A Unique Low Power Network-on-Chip Virtual Channel Router
    Srrayvinya, O. L. M.
    Vinodhini, M.
    Murty, N. S.
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 30 - 34