A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp

被引：0
|
作者：
潘红伟 [1 ]
刘斯扬 [1 ]
孙伟锋 [1 ]
机构：
[1] National ASIC System Engineering Research Center,Southeast University
来源：
Journal of Semiconductors | 2013年 / 01期
关键词：
ESD protection; ESD robustness; SCR-LDMOS; latch-up; holding voltage;
D O I：
暂无
中图分类号：
TN386.1 [金属-氧化物-半导体（MOS）器件];
学科分类号：
0805 ; 080501 ; 080502 ; 080903 ;
摘要：
The low snapback holding voltage of the SCR-LDMOS device makes it susceptible to latch-up failure,when used in power-rail ESD(electro-static discharge) clamp circuits.In order to eliminate latch-up risk,this work presents a novel SCR-LDMOS structure with an N-type implantation layer to achieve a 17 V holding voltage and a 5.2 A second breakdown current.The device has been validated using TLP measurement analysis and is applied to a power-rail ESD clamp in half-bridge driver ICs.
引用
收藏
页码：53 / 57
页数：5
相关论文
共 50 条
  • [21] Investigation on LDMOS-SCR with high holding current for high voltage ESD protection
    Liang, Hailian
    Si, Xiuwen
    Gu, Xiaofeng
    Cao, Huafeng
    Zhang, Yun
    MICROELECTRONICS RELIABILITY, 2016, 61 : 120 - 124
  • [22] A power supply clamp with self-cutoff the conducted ESD current path mechanism for latch-up free
    Sun, Kangming
    Meng, Liya
    Xia, Yang
    SOLID-STATE ELECTRONICS, 2022, 198
  • [23] Novel HighHolding Voltage SCR with Embedded Carrier Recombination Structure for Latch-up Immune and Robust ESD Protection
    Wang, Zhuo
    Qi, Zhao
    Liang, Longfei
    Qiao, Ming
    Li, Zhaoji
    Zhang, Bo
    NANOSCALE RESEARCH LETTERS, 2019, 14 (1):
  • [24] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity
    Chien, Tuo-Hsin
    Hsu, Klaus Y-J.
    ISPSD 08: PROCEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2008, : 131 - 132
  • [25] Design of high-voltage-tolerant power-rail ESD clamp circuit in low-voltage CMOS processes
    Ker, Ming-Dou
    Wang, Chang-Tzu
    Tang, Tien-Hao
    Su, Kuan-Cbeng
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 594 - +
  • [26] The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs
    Ker, MD
    Lin, KH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (08) : 1751 - 1759
  • [27] High Holding Voltage SCR-LDMOS Stacking Structure With Ring-Resistance-Triggered Technique
    Ma, Fei
    Zhang, Bin
    Han, Yan
    Zheng, Jianfeng
    Song, Bo
    Dong, Shurong
    Liang, Hailian
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (09) : 1178 - 1180
  • [28] A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity
    Chien, Tuo-Hsin
    Hsu, Klaus Y-J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 629 - 630
  • [29] A Novel High Latch-Up Immunity Electrostatic Discharge Protection Device for Power Rail in High-Voltage ICs
    Zhang, Chunwei
    Liu, Siyang
    Xu, Kaikai
    Wei, Jiaxing
    Ye, Ran
    Sun, Weifeng
    Su, Wei
    Zhang, Aijun
    Ma, Shulang
    Lin, Feng
    Sun, Guipeng
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (02) : 266 - 268
  • [30] SCR stacking structure with high holding voltage for high voltage power clamp
    Won, Jong-il
    Jung, Jin-Woo
    Koo, Yong-Seo
    IEICE ELECTRONICS EXPRESS, 2011, 8 (16): : 1260 - 1266
12345