A Holistic Energy-Efficient Approach for a Processor-Memory System

被引:0
|
作者
Feihao Wu [1 ]
Juan Chen [1 ]
Yong Dong [1 ]
Wenxu Zheng [1 ]
Xiaodong Pan [1 ]
Yuan Yuan [1 ]
Zhixin Ou [1 ]
Yuyang Sun [1 ]
机构
[1] the College of Computer, National University of Defense Technology
关键词
processor overclocking; memory overclocking; performance boost; total power control; energy efficiency;
D O I
暂无
中图分类号
TP332 [运算器和控制器(CPU)];
学科分类号
081201 ;
摘要
Component overclocking is an effective approach to speed up the components of a system to realize a higher program performance; it includes processor overclocking or memory overclocking. However, overclocking will unavoidably result in increase in power consumption. Our goal is to optimally improve the performance of scientific computing applications without increasing the total power consumption for a processor-memory system. We built a processor-memory energy efficiency model for multicore-based systems, which coordinates the performance and power of processor and memory. Our model exploits performance boost opportunities for a processor-memory system by adopting processor overclocking, processor Dynamic Voltage and Frequency Scaling(DVFS), memory active ratio adjustment, and memory overclocking, according to different scientific applications.This model also provides a total power control method by considering the same four factors mentioned above. We propose a processor and memory Coordination-based holistic Energy-Efficient(CEE) algorithm, which achieves performance improvement without increasing the total power consumption. The experimental results show that an average of 9.3% performance improvement was obtained for all 14 benchmarks. Meanwhile the total power consumption does not increase. The maximal performance improvement was up to 13.1% from dedup benchmark.Our experiments validate the effectiveness of our holistic energy-efficient model and technology.
引用
收藏
页码:468 / 483
页数:16
相关论文
共 50 条
  • [1] A Holistic Energy-Efficient Approach for a Processor-Memory System
    Wu, Feihao
    Chen, Juan
    Dong, Yong
    Zheng, Wenxu
    Pan, Xiaodong
    Yuan, Yuan
    Ou, Zhixin
    Sun, Yuyang
    [J]. TSINGHUA SCIENCE AND TECHNOLOGY, 2019, 24 (04) : 468 - 483
  • [2] A Holistic Energy-Efficient Approach for a Processor-Memory System
    Feihao Wu
    Juan Chen
    Yong Dong
    Wenxu Zheng
    Xiaodong Pan
    Yuan Yuan
    Zhixin Ou
    Yuyang Sun
    [J]. Tsinghua Science and Technology., 2019, 24 (04) - 483
  • [3] EMULATION OF PROCESSOR FOR DISTRIBUTED PROCESSOR-MEMORY SYSTEM
    MAUD, A
    PETERSON, JB
    [J]. IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1977, 13 (04) : 462 - 462
  • [4] A holistic approach for energy-efficient electric steelmaking
    Fleischer, Martin
    Dorndorf, Markus
    Abel, Markus
    Zauner, Florian
    [J]. STAHL UND EISEN, 2013, 133 (11): : S112 - +
  • [5] ON LIMITATION OF PROCESSOR-MEMORY RECYCLE RATE IN A MULTIPROCESSING SYSTEM
    NELSON, JC
    [J]. IEEE SPECTRUM, 1965, 2 (03) : 98 - &
  • [6] Operating system controlled processor-memory bus encryption
    Chen, Xi
    Dick, Robert P.
    Choudhary, Alok
    [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 996 - 1001
  • [7] A holistic approach to designing energy-efficient cluster interconnects
    Kim, EJ
    Link, GM
    Yum, KH
    Vijaykrishnan, N
    Kandemir, M
    Irwin, MJ
    Das, CR
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (06) : 660 - 671
  • [8] Energy Efficient 3D Hybrid Processor-Memory Architecture for the Dark Silicon Age
    Niknam, Sobhan
    Asad, Arghavan
    Fathy, Mahmood
    Rahmani, Amir-Mohammad
    [J]. 2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2015,
  • [9] Energy-efficient data scrambling on memory-processor interfaces
    Benini, L
    Galati, A
    Macii, A
    Macii, E
    Poncino, M
    [J]. ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 26 - 29
  • [10] PERFORMANCE OF PROCESSOR-MEMORY INTERCONNECTIONS FOR MULTIPROCESSORS
    PATEL, JH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (10) : 771 - 780