A fuzzy-logic-based approach to accurate modeling of a double gate MOSFET for nanoelectronic circuit design

被引:0
|
作者
F.Djeffal [1 ,2 ]
A.Ferdi [1 ]
M.Chahdi [2 ]
机构
[1] LEA,Department of Electronics,University of Batna,05000 Batna,Algeria
[2] LEPCM,Department of Electronics,University of Batna,05000 Batna,Algeria
关键词
nanoscale circuit; DG MOSFET; fuzzy modelling; computational cost; circuit design;
D O I
暂无
中图分类号
TN386 [场效应器件]; TN710 [电子电路];
学科分类号
摘要
The double gate(DG) silicon MOSFET with an extremely short-channel length has the appropriate features to constitute the devices for nanoscale circuit design.To develop a physical model for extremely scaled DG MOSFETs,the drain current in the channel must be accurately determined under the application of drain and gate voltages.However,modeling the transport mechanism forthe nanoscale structures requires the use of overkill methods and models in terms of their complexity and computation time(self-consistent,quantum computations,...). Therefore,new methods and techniques are required to overcome these constraints.In this paper,a new approach based on the fuzzy logic computation is proposed to investigate nanoscale DG MOSFETs.The proposed approach has been implemented in a device simulator to show the impact of the proposed approach on the nanoelectronic circuit design.The approach is general and thus is suitable for any type of nanoscale structure investigation problems in the nanotechnology industry.
引用
收藏
页码:43 / 49
页数:7
相关论文
共 50 条
  • [41] Methodology for Circuit Breaker Contact Diagnosis through Dynamic Resistance Measurements and Fuzzy-Logic-Based Analysis
    Souza, Ronimack T.
    Lira, George R. S.
    Costa, Edson G.
    Oliveira, Adriano C.
    Leite Neto, Antonio F.
    ENERGIES, 2024, 17 (08)
  • [42] Design and Validation of a V-Gate n-MOSFET-Based RH CMOS Logic Circuit with Tolerance to the TID Effect
    Ki, Donghan
    Lee, Minwoong
    Lee, Namho
    Cho, Seongik
    ELECTRONICS, 2023, 12 (15)
  • [43] Device and circuit analysis of a sub 20 nm double gate MOSFET with gate stack using a look-up-table-based approach
    S Chakraborty
    A Dasgupta
    R Das
    M Kar
    A Kundu
    C K Sarkar
    Journal of Semiconductors, 2017, 38 (12) : 41 - 45
  • [44] Device and circuit analysis of a sub 20 nm double gate MOSFET with gate stack using a look-up-table-based approach
    S Chakraborty
    A Dasgupta
    R Das
    M Kar
    A Kundu
    C K Sarkar
    Journal of Semiconductors, 2017, (12) : 41 - 45
  • [45] A Fuzzy-Logic-Based Approach for Soft Data Constrained Multiple-Model PHD Filter
    Seifzadeh, Sepideh
    Khaleghi, Bahador
    Karray, Fakhri
    2014 IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS (FUZZ-IEEE), 2014, : 2254 - 2261
  • [46] Fuzzy Logic-Based Approach to Electronic Circuit Analysis
    Babanli, K. M.
    Kabaoglu, Rana Ortac
    10TH INTERNATIONAL CONFERENCE ON THEORY AND APPLICATION OF SOFT COMPUTING, COMPUTING WITH WORDS AND PERCEPTIONS - ICSCCW-2019, 2020, 1095 : 382 - 389
  • [47] Modeling of the inversion charge density in the nanoscale symmetric double gate MOSFET: An analytical approach
    Vishvakarma, S. K.
    Raj, B.
    Saxena, A. K.
    Dasgupta, S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2007, 2 (03) : 287 - 293
  • [48] Reversible Circuit Design in QCA Based on Double Feynman Gate
    Erniyazov, S.
    Jeon, J. C.
    ADVANCED SCIENCE LETTERS, 2017, 23 (10) : 9852 - 9856
  • [49] Reduced Reconfigurable Logic Circuit Design Based on Double Gate CNTFETs Using Ambipolar Binary Decision Diagram
    Ninomiya, Hiroshi
    Kobayashi, Manabu
    Watanabe, Shigeyoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (01) : 356 - 359
  • [50] Study on a migration scheme by fuzzy-logic-based learning and decision approach for QoS in cloud computing
    Son, A-young
    Huh, Eui-Nam
    2017 NINTH INTERNATIONAL CONFERENCE ON UBIQUITOUS AND FUTURE NETWORKS (ICUFN 2017), 2017, : 507 - 512