Generalized Mean Robustness for Signal Temporal Logic

被引:0
|
作者
Mehdipour, Noushin [1 ]
Vasile, Cristian-Ioan [2 ]
Belta, Calin [3 ]
机构
[1] Boston Univ, Boston, MA 02215 USA
[2] Lehigh Univ, Bethlehem, PA 18015 USA
[3] Univ Maryland, College Pk, MD USA
关键词
Robustness; Logic; Vectors; Semantics; Tuning; Automobiles; Trajectory; Noise; Encoding; Costs; Control synthesis; generalized mean; power mean; robustness; signal temporal logics (STL); OPTIMIZATION;
D O I
10.1109/TAC.2024.3482104
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Robustness functions provide quantitative scores to measure the satisfaction of temporal logic formulas. We introduce a general class of parameterized robustness functions for signal temporal logic (STL), and demonstrate how it can be used for control problems involving STL specifications. We employ power means and generalized functional means to capture robust satisfaction over space and time. We show that our general definition encompasses many of the STL robustness functions in the literature. Most importantly, we show how that our notion of robustness addresses the two main limitations of the the traditional robustness (masking and locality), which currently limit using robustness-based approaches for control. The proposed robustness function parameters affect the conservativeness of the score, and can be chosen based on desired performance. We show how the proposed robustness can be used for control.
引用
收藏
页码:1949 / 1956
页数:8
相关论文
共 50 条
  • [31] Robust Online Monitoring of Signal Temporal Logic
    Deshmukh, Jyotirmoy V.
    Donze, Alexandre
    Ghosh, Shromona
    Jin, Xiaoqing
    Juniwal, Garvit
    Seshia, Sanjit A.
    RUNTIME VERIFICATION, RV 2015, 2015, 9333 : 55 - 70
  • [32] Mixed-Time Signal Temporal Logic
    Ferrere, Thomas
    Maler, Oded
    Nickovic, Dejan
    FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS (FORMATS 2019), 2019, 11750 : 59 - 75
  • [33] Online Reset for Signal Temporal Logic Monitoring
    Zhang, Zhenya
    Arcaini, Paolo
    Xie, Xuan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 4421 - 4432
  • [34] Signal Temporal Logic Neural Predictive Control
    Meng, Yue
    Fan, Chuchu
    IEEE ROBOTICS AND AUTOMATION LETTERS, 2023, 8 (11) : 7719 - 7726
  • [35] From Signal Temporal Logic to FPGA Monitors
    Jaksic, Stefan
    Bartocci, Ezio
    Grosu, Radu
    Kloibhofer, Reinhard
    Thang Nguyen
    Nickovic, Dejan
    2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), 2015, : 218 - 227
  • [36] Online Causation Monitoring of Signal Temporal Logic
    Zhang, Zhenya
    An, Jie
    Arcaini, Paolo
    Hasuo, Ichiro
    COMPUTER AIDED VERIFICATION, CAV 2023, PT I, 2023, 13964 : 62 - 84
  • [37] Interface-Aware Signal Temporal Logic
    Ferrere, Thomas
    Nickovic, Dejan
    Donze, Alexandre
    Ito, Hisahiro
    Kapinski, James
    PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), 2019, : 57 - 66
  • [38] Robust online monitoring of signal temporal logic
    Jyotirmoy V. Deshmukh
    Alexandre Donzé
    Shromona Ghosh
    Xiaoqing Jin
    Garvit Juniwal
    Sanjit A. Seshia
    Formal Methods in System Design, 2017, 51 : 5 - 30
  • [39] Robust online monitoring of signal temporal logic
    Deshmukh, Jyotirmoy V.
    Donze, Alexandre
    Ghosh, Shromona
    Jin, Xiaoqing
    Juniwal, Garvit
    Seshia, Sanjit A.
    FORMAL METHODS IN SYSTEM DESIGN, 2017, 51 (01) : 5 - 30
  • [40] Automatic Trace Generation for Signal Temporal Logic
    Prabhakar, Pavithra
    Lal, Ratan
    Kapinski, James
    2018 39TH IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2018), 2018, : 208 - 217