Creative and accurate method for optimal hardware implementation of neurons and biological cells: Application in FPGA-based implementation of cardiac pacemaker cell

被引:1
|
作者
Ghanbarpour, Gilda [1 ]
Ghanbarpour, Milad [2 ]
Spari, Pourya [3 ]
机构
[1] Razi Univ, Dept Comp Engn, Kermanshah, Iran
[2] Kermanshah Univ Technol, Energy Fac, Dept Elect Engn, Kermanshah, Iran
[3] Razi Univ, Dept Elect Engn, Kermanshah, Iran
关键词
Heart pace maker; Sinoatrial node; Yanagihara-Noma-Irisawa (YNI) model; FPGA; Digital implementation; SPIKING NEURONS; MODELS; REALIZATION;
D O I
10.1016/j.aeue.2024.155561
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The sinoatrial (SA) node cells playa vital role as the principal pacemaker in mammalian hearts, generating regular and spontaneous action potentials to regulate the heart's rhythm. Comprehending the intricate activity of the SA node's operation necessitates a collection of differential formulas that tackle non-linear functions. The study presents anew technique to improve the digital representation of the SA node cell model, offering benefits such as decreased hardware needs, enhanced processing speed and accuracy, and reduced implementation expenses by transforming the original model's differential equations into a unified trigonometric function. This transformation significantly simplifies the computational complexity by eliminating the need for multipliers, resulting in a streamlined set of mathematical expressions. The digital implementation of this novel method can be efficiently realized using the Coordinate Rotation Digital Computer (CORDIC) algorithm, which circumvents the necessity for cumbersome mathematical operations. To demonstrate the viability of this approach, the proposed model is successfully synthesized and implemented on a Field-Programmable Gate Array (FPGA). The results of the implementation demonstrate a significant rise in the operating frequency, which is approximately 6.14 times greater than that of the original model. Furthermore, there is a notable 45 percent decrease in power usage. The lowered hardware needs make significant scalability possible, thus allowing for the inclusion of approximately 12 times as many SA node cells on a sole FPGA board in comparison to the original design.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Design and implementation of a highly parameterised FPGA-Based skeleton for pairwise biological sequence alignment
    Benkrid, Khaled
    Liu, Ying
    Benkrid, Abdsamad
    FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 275 - +
  • [42] FPGA-based implementation of chaotic oscillators by applying the numerical method based on trigonometric polynomials
    Pano-Azucena, A. D.
    Tlelo-Cuautle, E.
    Rodriguez-Gomez, G.
    de la Fraga, L. G.
    AIP ADVANCES, 2018, 8 (07)
  • [43] Massively parallel FPGA-based implementation of BLASTp with the two-hit method
    Wienbrandt, Lars
    Baumgart, Stefan
    Bissel, Jost
    Schatz, Florian
    Schimmler, Manfred
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE (ICCS), 2011, 4 : 1967 - 1976
  • [44] FPGA-Based Implementation of an Optimization Algorithm to Maximize the Productivity of a Microbial Electrolysis Cell
    De Jesus Colin-Robles, Jose
    Torres-Zuniga, Ixbalank
    Ibarra-Manzano, Mario A.
    Alcaraz-Gonzalez, Victor
    PROCESSES, 2021, 9 (07)
  • [45] A Hardware Implementation Method of Radar Video Scanning Transformation Based on Dual FPGA
    Yu, Naizhao
    Min, Xiao
    Zhao, Liang
    INTELLIGENT COMPUTING THEORIES AND APPLICATION (ICIC 2022), PT I, 2022, 13393 : 363 - 375
  • [46] Resource and Data Optimization for Hardware Implementation of Deep Neural Networks Targeting FPGA-based Edge Devices
    Liu, Xinheng
    Kim, Dae Hee
    Wu, Chang
    Chen, Deming
    2018 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2018,
  • [47] Hardware implementation for hybrid active NPC converters using FPGA-based dual pulse width modulation
    Laith M. Halabi
    Ibrahim Mohd Alsofyani
    Kyo-Beum Lee
    Journal of Power Electronics, 2021, 21 : 1669 - 1679
  • [48] Hardware implementation for hybrid active NPC converters using FPGA-based dual pulse width modulation
    Halabi, Laith M.
    Alsofyani, Ibrahim Mohd
    Lee, Kyo-Beum
    JOURNAL OF POWER ELECTRONICS, 2021, 21 (11) : 1669 - 1679
  • [49] FPGA-based implementation of genetic algorithm for the traveling salesman problem and its industrial application
    Skliarova, I
    Ferrari, AB
    DEVELOPMENTS IN APPLIED ARTIFICAIL INTELLIGENCE, PROCEEDINGS, 2002, 2358 : 77 - 87
  • [50] IMPLEMENTATION OF FREQUENCY-BASED CLASSIFICATION OF DAMAGES IN COMPOSITES USING REAL-TIME FPGA-BASED HARDWARE FRAMEWORK
    Cunha, Adauto P. A.
    Wirtz, Sebastian F.
    Soeffker, Dirk
    Beganovic, Nejra
    PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2017, VOL 8, 2017,