Low Temperature Wafer Level Hybrid Bonding Enabled by Advanced SiCN and Surface Activation

被引：2

作者：

Inoue, Fumihiro ^{[1
]}

Nagata, Atsushi ^{[2
]}

Fuse, Junya ^{[1
]}

Ebiko, Sodai ^{[1
]}

Sato, Ryosuke ^{[1
]}

Saito, Kenichi ^{[3
]}

Kondo, Yoshihiro ^{[2
]}

Kawauchi, Takuo ^{[3
]}

Park, Junghwan ^{[4
]}

Ahn, Chiwoo ^{[4
]}

Kim, Myeonghyeon ^{[4
]}

Kang, Jiho ^{[4
]}

机构：

[1] YOKOHAMA Natl Univ, Yokohama, Kanagawa, Japan

[2] Tokyo Electron Kyushu Ltd, Kumamoto, Japan

[3] Tokyo Electron Ltd, Tokyo, Japan

[4] SK Hynix Inc, Ichon, South Korea

来源：

PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024 | 2024年

关键词：

Hybrid bonding; SiCN; Bond strength; Bonding mechanisms; TECHNOLOGY;

D O I：

10.1109/ECTC51529.2024.00020

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Dielectric layer of hybrid bonding is one of the most critical materials for the yield and reliability because it is the majority of the bonding surface/interface. This paper demonstrates 300mm wafer bonding using SiCN and optimized plasma activation, where the bond strength is high at low temperatures (250 degrees C). A new method to measure bond strength accurately is used to understand how the bonding process works. By carefully characterizing the SiCN and plasma conditions, we achieved similar bond strength at both high and low temperatures, opening doors for low-temperature hybrid bonding applications.

引用

页码：69 / 75

页数：7

共 50 条

[31] Low Temperature Wafer Bonding for Wafer-Level 3D Integration
Dragoi, V.
Rebhan, B.
Burggraf, J.
Razek, N.
2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9
[32] Characterization of 300 mm Low Temperature SiCN PVD Films for Hybrid Bonding application
Brun, Xavier F.
Hasan, Md M.
Yang, Yi
Carazzetti, Patrik
Drechsel, Carl
Strolz, Ewald
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 548 - 555
[33] Scaling Cu/SiCN Wafer-to-Wafer Hybrid Bonding down to 400 nm interconnect pitch
Zhang, Boyao
Chew, Soon-Aik
Stucchi, Michele
Dewilde, Sven
Iacovo, Serena
Witters, Liesbeth
Webers, Tomas
Van Sever, Koen
De Vos, Joeri
Miller, Andy
Beyer, Gerald
Beyne, Eric
PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 312 - 318
[34] Advanced Processing Control for Wafer-to-Wafer Hybrid Bonding
Roy, Nikhil Aditya Kumar
Housley, Richard
Engelhard, Dan
Wang, Hao
Bayless, Cassie
Nguyen, Chris
Zach, Franz
Badjate, Shubham
Gottipati, Abhishek
Yoav, Grauer
Ben-nun, Oren
Volkovich, Roie
METROLOGY, INSPECTION, AND PROCESS CONTROL XXXVIII, 2024, 12955
[35] Plasma activation assisted low-temperature direct wafer bonding
Chua, Hongyao
Luo, Xianshu
Toh, Wai Hong See
Song, Junfeng
Liow, Tsung-Yang
Yu, Mingbin
Lo, Guo-Qiang
2012 PHOTONICS GLOBAL CONFERENCE (PGC), 2012,
[36] Low temperature direct silicon wafer bonding using argon activation
Bower, RW
Chin, FYJ
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1997, 36 (5A): : L527 - L528
[37] Low Temperature Hybrid Wafer Bonding for 3D Integration
Damian, A. A.
Poelma, R. H.
van Zeijl, H. W.
Zhang, G. Q.
2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2013,
[38] Impacts of wafer-bow and surface contamination on low temperature wafer direct bonding
Lin, Xiaohui
Ma, Ziwen
Liao, Guanglan
Shi, Tielin
Tang, Zirong
Nie, Lei
ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 615 - +
[39] Low temperature bonding process for wafer-level MEMS packaging
Wei, J
Wong, CK
Lee, LC
2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2004, : A19 - A26
[40] Low temperature, wafer level Au-In bonding for ISM packaging
Wang, Qian
Jung, Kyudong
Choi, Minseog
Kim, Woonbae
Ham, Sukjin
Jeong, Byunggil
Moon, Changyoul
ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 498 - +

← 1 2 3 4 5 →