Ternary computing using a novel spintronic multi-operator logic-in-memory architecture

被引:0
|
作者
Fathollahi, Amirhossein [1 ]
Amirany, Abdolah [2 ]
Moaiyeri, Mohammad Hossein [1 ]
机构
[1] Shahid Beheshti Univ, Fac Elect Engn, Tehran, Iran
[2] George Washington Univ, Dept Elect & Comp Engn, Washington, DC USA
关键词
Logic in memory; Spintronics; Magnetic tunnel junctions; Ternary logic; Digital image processing;
D O I
10.1016/j.rineng.2025.104011
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a novel multi-operator ternary logic-in-memory (LiM) design that addresses the challenges of the Von-Neumann bottleneck architecture. The proposed design leverages magnetic tunnel junctions (MTJ), which provide nonvolatile memory capabilities. Nonvolatility ensures that data is retained even when powered down, enhancing reliability and reducing energy waste during idle periods. The proposed LiM architecture can perform all fundamental ternary logic operations, such as AND/NAND, OR/NOR, and XNOR/XOR, within the memory itself, eliminating the need for separate logic units and reducing data transfer delays. The proposed innovative approach based on the well-known MTJ and FinFET technologies offers substantial improvements over existing architectures, with a 78 % reduction in delay and an 86 % reduction in power consumption. Digital image processing simulations, as real-world applications, also demonstrate the design's practical effectiveness by achieving up to 98 % reduction in energy consumption. This makes the proposed ternary LiM architecture a promising solution for future high-performance, energy-efficient computing systems.
引用
收藏
页数:17
相关论文
共 50 条
  • [21] Multi-Input Logic-in-Memory for Ultra-Low Power Non-Von Neumann Computing
    Zanotti, Tommaso
    Pavan, Paolo
    Puglisi, Francesco Maria
    MICROMACHINES, 2021, 12 (10)
  • [22] A Sharing Framework for Energy and Computing Resources in Multi-Operator Mobile Networks
    Gambin, Angel Fernandez
    Rossi, Michele
    IEEE TRANSACTIONS ON NETWORK AND SERVICE MANAGEMENT, 2020, 17 (02): : 1140 - 1152
  • [23] Nonvolatile Logic-in-Memory Computing based on Solution-Processed CuI Memristor
    Li, Bochang
    Wei, Wei
    Luo, Li
    Gao, Ming
    Yu, Zhi Gen
    Li, Sifan
    Ang, Kah-Wee
    Zhu, Chunxiang
    ADVANCED ELECTRONIC MATERIALS, 2022, 8 (11)
  • [24] SLIM: Simultaneous Logic-in-Memory Computing Exploiting Bilayer Analog OxRAM Devices
    Sandeep Kaur Kingra
    Vivek Parmar
    Che-Chia Chang
    Boris Hudec
    Tuo-Hung Hou
    Manan Suri
    Scientific Reports, 10
  • [25] Towards an open source architecture for multi-operator LTE core networks
    Alaez, Ricardo Marco
    Calero, Jose M. Alcaraz
    Belqasmi, Fatna
    El-Barachi, May
    Badra, Mohamad
    Alfandi, Omar
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2016, 75 : 101 - 109
  • [26] SIMPLY: Design of a RRAM-Based Smart Logic-in-Memory Architecture using RRAM Compact Model
    Puglisi, Francesco Maria
    Zanotti, Tommaso
    Pavan, Paolo
    49TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2019), 2019, : 130 - 133
  • [27] SLIM: Simultaneous Logic-in-Memory Computing Exploiting Bilayer Analog OxRAM Devices
    Kingra, Sandeep Kaur
    Parmar, Vivek
    Chang, Che-Chia
    Hudec, Boris
    Hou, Tuo-Hung
    Suri, Manan
    SCIENTIFIC REPORTS, 2020, 10 (01)
  • [28] Hardware Efficient Reconfigurable Logic-in-Memory Circuit Based Neural Network Computing
    Liu, Tianchi
    Zhou, Yizhuo
    Zhou, Yakun
    Chai, Zheng
    Chen, Jienan
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [29] Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques
    Chen, Xiaoming
    Yin, Longxiang
    Liu, Bosheng
    Han, Yinhe
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [30] Reconfigurable Logic-in-Memory Constructed Using an Organic Antiambipolar Transistor
    Hayakawa, Ryoma
    Takahashi, Kaito
    Zhong, Xinhao
    Honma, Kosuke
    Panigrahi, Debdatta
    Aimi, Junko
    Kanai, Kaname
    Wakayama, Yutaka
    NANO LETTERS, 2023, 23 (17) : 8339 - 8347