Ternary computing using a novel spintronic multi-operator logic-in-memory architecture

被引:0
|
作者
Fathollahi, Amirhossein [1 ]
Amirany, Abdolah [2 ]
Moaiyeri, Mohammad Hossein [1 ]
机构
[1] Shahid Beheshti Univ, Fac Elect Engn, Tehran, Iran
[2] George Washington Univ, Dept Elect & Comp Engn, Washington, DC USA
关键词
Logic in memory; Spintronics; Magnetic tunnel junctions; Ternary logic; Digital image processing;
D O I
10.1016/j.rineng.2025.104011
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a novel multi-operator ternary logic-in-memory (LiM) design that addresses the challenges of the Von-Neumann bottleneck architecture. The proposed design leverages magnetic tunnel junctions (MTJ), which provide nonvolatile memory capabilities. Nonvolatility ensures that data is retained even when powered down, enhancing reliability and reducing energy waste during idle periods. The proposed LiM architecture can perform all fundamental ternary logic operations, such as AND/NAND, OR/NOR, and XNOR/XOR, within the memory itself, eliminating the need for separate logic units and reducing data transfer delays. The proposed innovative approach based on the well-known MTJ and FinFET technologies offers substantial improvements over existing architectures, with a 78 % reduction in delay and an 86 % reduction in power consumption. Digital image processing simulations, as real-world applications, also demonstrate the design's practical effectiveness by achieving up to 98 % reduction in energy consumption. This makes the proposed ternary LiM architecture a promising solution for future high-performance, energy-efficient computing systems.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] In-Memory Computing with 6T SRAM for Multi-operator Logic Design
    Narendra Singh Dhakad
    Eshika Chittora
    Gopal Raut
    Vishal Sharma
    Santosh Kumar Vishvakarma
    Circuits, Systems, and Signal Processing, 2024, 43 : 646 - 660
  • [2] In-Memory Computing with 6T SRAM for Multi-operator Logic Design
    Dhakad, Narendra Singh
    Chittora, Eshika
    Raut, Gopal
    Sharma, Vishal
    Vishvakarma, Santosh Kumar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (01) : 646 - 660
  • [3] Logic-In-Memory Architecture Made Real
    Pala, D.
    Causapruno, G.
    Vacca, M.
    Riente, F.
    Turvani, G.
    Graziano, M.
    Zamboni, M.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1542 - 1545
  • [4] Energy Efficient Mobile Service Computing With Differential Spintronic-C-Elements: A Logic-in-Memory Asynchronous Computing Paradigm
    Samiee, Ashkan
    Sun, Yunchuan
    Demara, Ronald F.
    Choi, Yoonsuk
    Bai, Yu
    IEEE ACCESS, 2019, 7 : 55851 - 55860
  • [5] SpinLiM: Spin Orbit Torque Memory for Ternary Neural Networks Based on the Logic-in-Memory Architecture
    Luo, Lichuan
    Zhang, He
    Bai, Jinyu
    Zhang, Youguang
    Kang, Wang
    Zhao, Weisheng
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1865 - 1870
  • [6] Logic-In-Memory Architecture For Min/Max Search
    Vacca, Marco
    Tavva, Yaswanth
    Chattopadhyay, Anupam
    Calimera, Andrea
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 853 - 856
  • [7] A Magnetic Reconfigurable Ternary NOR/NAND Logic for Logic-in-Memory Applications
    Razi, Farzad
    Moaiyeri, Mohammad Hossein
    Mohammadi, Siamak
    SPIN, 2021, 11 (04)
  • [8] Emerging Spintronic Devices: From Ultra-High-Density Memory to Logic-In-Memory
    Zhang, Yue
    Wang, Guanda
    Huang, Zhe
    Zhang, Zhizhong
    Wang, Jinkai
    Zhang, Youguang
    Zhao, Weisheng
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 67 - 68
  • [9] Toward Efficient Logic-in-Memory Computing With Magnetic Reconfigurable Logic Circuits
    Razi, Farzad
    Moaiyeri, Mohammad Hossein
    Mohammadi, Siamak
    IEEE MAGNETICS LETTERS, 2022, 13
  • [10] Smart Logic-in-Memory Architecture for Low-Power Non-Von Neumann Computing
    Zanotti, Tommaso
    Puglisi, Francesco Maria
    Pavan, Paolo
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 : 757 - 764