A Unified Mobility Model for Cryogenic Bulk Silicon Simulations in Wide Doping Range

被引:0
|
作者
Tang, Huawei [1 ]
Xu, Zhongshan [1 ]
Ding, Rongzheng [1 ]
Zhao, Yage [1 ]
Tang, Yanbo [1 ]
Zhu, Xiaona [1 ,2 ]
Yu, Shaofeng [1 ,2 ]
机构
[1] School of Microelectronics, Fudan University, Shanghai,200433, China
[2] National Integrated Circuit Innovation Center, Shanghai,201203, China
关键词
Digital elevation model - Integrated circuit design - Semiconductor doping - Silicon wafers;
D O I
10.1109/TED.2024.3471740
中图分类号
学科分类号
摘要
At cryogenic temperatures, carrier mobility in bulk silicon exhibits a significantly different temperature dependence compared with that at room temperature. To capture this difference and accurately calculate cryogenic carrier mobility in technology computer-aided design (TCAD) simulation, we have developed a physics-based analytical mobility model. The proposed model is built upon two components: ionized impurity scattering and neutral impurity scattering. The ionized impurity scattering component is developed within the unified Klaassen’s mobility model framework, which also incorporates other scattering mechanisms such as lattice scattering and carrier–carrier scattering. To overcome the limitations of Klaassen’s model below 100 K, we incorporated the nonlinear screening effect and used the variable phase approach (VPA), a robust method for calculating minority impurity mobility. The neutral impurity scattering component adopts an existing practical model, which accurately captures the effect of scattering by neutral impurities at low temperatures. Our model exhibits good match to the experimental data on both majority and minority carrier mobility. Above 100 K, our model can be simplified to the original Klaassen’s mobility model, demonstrating its compatibility with the existing models at higher temperatures. In cryogenic bulk silicon simulations, our model exhibits good convergence performance and accuracy, making it applicable in cryogenic device simulations. © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
引用
收藏
页码:7727 / 7733
相关论文
共 43 条
  • [31] Numerical analysis of Gaussian potential patches model depending on the substrate doping in inhomogeneous Schottky barrier diodes over a wide temperature range
    Turut, Abdulmecit
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2024, 42 (06):
  • [32] A PRACTICAL MODEL FOR GROWTH-KINETICS OF THERMAL SIO2 ON SILICON APPLICABLE TO A WIDE-RANGE OF OXIDE THICKNESS
    NAITO, M
    HOMMA, H
    MOMMA, N
    SOLID-STATE ELECTRONICS, 1986, 29 (09) : 885 - 891
  • [33] A MODEL FOR THERMAL-OXIDATION OF SILICON APPLICABLE TO A WIDE-RANGE OF OXIDE THICKNESS, INCLUDING THIN-FILM REGIME
    NAITO, M
    HOMMA, H
    MOMMA, N
    SAWAHATA, Y
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1984, 131 (03) : C89 - C89
  • [34] An Analytical Model of Avalanche Multiplication Factor for Wide Temperature Range Compact Modeling of Silicon-Germanium Heterojunction Bipolar Transistors
    Zhang, Huaiyuan
    Niu, Guofu
    SIGE, GE, AND RELATED MATERIALS: MATERIALS, PROCESSING, AND DEVICES 7, 2016, 75 (08): : 141 - 150
  • [35] INTERSTELLAR SIMULATIONS USING A UNIFIED MICROSCOPIC-MACROSCOPIC MONTE CARLO MODEL WITH A FULL GAS-GRAIN NETWORK INCLUDING BULK DIFFUSION IN ICE MANTLES
    Chang, Qiang
    Herbst, Eric
    ASTROPHYSICAL JOURNAL, 2014, 787 (02):
  • [36] Unified model for low-field electron mobility in bulk and SOI-MOSFETs with different substrate orientations and its application to quantum drift-diffusion simulation
    Silvestri, L.
    Reggiani, S.
    Gnani, E.
    Gnudi, A.
    Baccarani, G.
    ULIS 2008: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON, 2008, : 129 - +
  • [37] Wide-range threshold voltage controllable silicon on thin buried oxide integrated with bulk complementary metal oxide semiconductor featuring fully silicided NiSi gate electrode
    Ishigaki, Takashi
    Tsuchiya, Ryuta
    Morita, Yusuke
    Sugii, Nobuyuki
    Kimura, Shinichiro
    Iwamatsu, Toshiaki
    Ipposhi, Takashi
    Inoue, Yasuo
    Hiramoto, Toshiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2585 - 2588
  • [38] Wide-range threshold voltage controllable silicon on thin buried oxide integrated with bulk complementary metal oxide semiconductor featuring fully silicided NiSi gate electrode
    Ishigaki, Takashi
    Tsuchiya, Ryuta
    Morita, Yusuke
    Sugii, Nobuyuki
    Kimura, Shinichiro
    Iwamatsu, Toshiaki
    Ipposhi, Takashi
    Inoue, Yasuo
    Hiramoto, Toshiro
    Japanese Journal of Applied Physics, 2008, 47 (4 PART 2): : 2585 - 2588
  • [39] Temperature dependent drain current model for Gate Stack Insulated Shallow Extension Silicon On Nothing (ISESON) MOSFET for wide operating temperature range
    Kumari, Vandana
    Saxena, Manoj
    Gupta, R. S.
    Gupta, Mridula
    MICROELECTRONICS RELIABILITY, 2012, 52 (06) : 974 - 983
  • [40] A continuous current model of ultra-thin cylindrical surrounding-gate inversion-mode Si nanowire nMOSFETs considering a wide range of body doping concentration
    Jin, Xiaoshi
    Liu, Xi
    Wu, Meile
    Chuai, Rongyan
    Lee, Jung-Hee
    Lee, Jong-Ho
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2013, 28 (01)