Features of TCAD and SPICE Simulation of a Charged Particle Impact into a 6T SRAM Cell Manufactured Using the CMOS 28-nm Technology Node

被引：0

作者：

Petrosyants, K.O. ^{[1
,2
]}

Silkin, D.S. ^{[1
]}

Popov, D.A. ^{[1
]}

Ismail-Zade, M.R. ^{[1
]}

Kharitonov, I.A. ^{[1
]}

Pereverzev, L.E. ^{[3
]}

Morozov, A.A. ^{[3
]}

Turgenev, P.V. ^{[3
]}

机构：

[1] National Research University Higher School of Economics, Moscow, Russia

[2] Institute for Design Problems in Microelectronics, Russian Academy of Sciences, Moscow, Russia

[3] ООО AlphaCHIP, Moscow, Russia

来源：

Russian Microelectronics | 2024年 / 53卷 / 07期

关键词：

16;

D O I：

10.1134/S1063739724700823

中图分类号：

学科分类号：

摘要：

引用

下载

页码：737 / 743

页数：6

共 26 条

[1] A 270-mV 6T SRAM Using Row-Based Dual-Phase VDD Control in 28-nm CMOS
Lu, Chen-Hsuan
Hsu, Ying-Tuan
Wu, Bing-Chen
Liu, Tsung-Te
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4774 - 4783
[2] A Comparative Study of NC and PP-SRAM Cells with 6T SRAM Cell Using 45nm CMOS Technology
Joshi, V. K.
Borkar, S.
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 58 - 62
[3] A new asymmetric 6T SRAM cell with a write assist technique in 65 nm CMOS technology
Farkhani, Hooman
Peiravi, Ali
Moradi, Farshad
MICROELECTRONICS JOURNAL, 2014, 45 (11) : 1556 - 1565
[4] A Single-Ended 28-nm CMOS 6T SRAM Design with Read-assist Path and PDP Reduction Circuitry
Wang, Chua-Chin
Hou, Zong-You
Wang, Deng-Shian
Hsieh, Chia-Lung
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (06)
[5] Stability and Performance Analysis of Low Power 6T SRAM Cell and Memristor Based SRAM Cell using 45NM CMOS Technology
Kumar, A. S. V. S. V. Prabhu Deva
Suman, B. Shaiwal
Sarkar, C. Arup
Kushwaha, D. Vivekanand
2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 2218 - 2222
[6] Litho variations and their impact on the electrical yield of a 32nm node 6T SRAM cell
Verhaegen, Staf
Cosemans, Stefan
Dusa, Mircea
Marchal, Pol
Nackaerts, Axel
Vandenberghe, Geert
Dehaene, Wim
DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION II, 2008, 6925
[7] A Low Voltage 6T SRAM Cell Design and Analysis Using Cadence 90nm And 45nm CMOS Technology
Kalpana, T.
Reddy, Challa Lakshmi
Saranya, Bandaru
Naveen, Poluboyina
2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 188 - 194
[8] DESIGN AND PERFORMANCE ANALYSIS OF 6T SRAM CELL IN 22nm CMOS AND FINFET TECHNOLOGY NODES
Sanjana, S. R.
Ramakrishna, Balaji S.
Samiksha
Banu, Roohila
Shubham, Prateek
2017 INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN ELECTRONICS AND COMMUNICATION TECHNOLOGY (ICRAECT), 2017, : 38 - 42
[9] Design of a Stable Read-Decoupled 6T SRAM Cell at 16-nm Technology Node
Anand, Nitin
Sinha, Anubhav
Roy, Chandramauleshwar
Islam, Aminul
2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION TECHNOLOGY CICT 2015, 2015, : 524 - 528
[10] Ultra Low Power Single-ended 6T SRAM Using 40 nm CMOS Technology
Wang, Chua-Chin
Tseng, I-Ting
17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,

← 1 2 3 →