A Physics-Based Compact Electrothermal Model of β -Ga2O3 MOSFETs for Device-Circuit Co-Design

被引:0
|
作者
Zhou, Kai [1 ]
Zhou, Xuanze [1 ]
He, Song [1 ]
Xu, Guangwei [1 ]
Wang, Lingfei [2 ]
Wang, Yibo [3 ]
Han, Genquan [4 ]
Long, Shibing [1 ]
机构
[1] Univ Sci & Technol China, Sch Microelect, Hefei 230026, Peoples R China
[2] Chinese Acad Sci, Key Lab Microelect Devices & Integrat Technol, Inst Microelect, Beijing 100029, Peoples R China
[3] Chinese Acad Sci, Suzhou Inst Nanotech & Nanobion SINANO, Suzhou 215123, Peoples R China
[4] Xidian Univ, Sch Microelect, Key Lab Wide Band Gap Semicond Mat & Devices, Xian 710071, Peoples R China
关键词
Semiconductor device modeling; MOSFET; Mathematical models; Substrates; Computational modeling; Analytical models; Logic gates; Beta-gallium oxide (beta-Ga2O3) metal-oxide-semiconductor field-effect transistors (MOSFETs); channel temperature; compact model; design-technology co-optimization (DTCO); electrothermal coupling; self-heating effect (SHE); THERMAL MANAGEMENT; BETA-GA2O3; PERFORMANCE; RESISTANCE;
D O I
10.1109/TCPMT.2024.3439337
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The electrothermal coupling effect on transistors is an intractableness of power circuits optimization, particularly for recent novel materials with high performance but low thermal conductivity, like beta-gallium oxide (beta -Ga2O3). Self-consistent calculations of electrothermal coupling effect in beta -Ga2O3 metal-oxide-semiconductor field-effect transistors (MOSFETs) are essential to assess the thermal behavior from device to circuit level. In this article, we proposed a physics-based compact electrothermal model of beta -Ga2O3 MOSFETs. Analytical solutions of current, terminal charge, and channel temperature are obtained based on surface potential, Ward-Dutton's charge-partitioning scheme, and Fourier's heat conduction law, respectively. Moreover, temperature-dependence mobility and device power dissipation are employed to couple electrical and thermal properties by embedding a two-order RC thermal subcircuit. The model is rigidly verified by comparing against experimental data and 3-D-FEM simulations under different process conditions. Especially, the calibrated model is used to evaluate the effect of technology parameters such as substrate material and thickness on boost converter performance, providing design space in design-technology co-optimization (DTCO) flow.
引用
收藏
页码:2231 / 2239
页数:9
相关论文
共 50 条
  • [41] Charge trapping memory device based on the Ga2O3 films as trapping and blocking layer
    白冰
    王宏
    李岩
    郝云霞
    张博
    王博平
    王子航
    杨红旗
    高启航
    吕超
    张庆顺
    闫小兵
    Chinese Physics B, 2019, 28 (10) : 105 - 108
  • [42] Charge trapping memory device based on the Ga2O3 films as trapping and blocking layer
    Bai, Bing
    Wang, Hong
    Li, Yan
    Hao, Yunxia
    Zhang, Bo
    Wang, Boping
    Wang, Zihang
    Yang, Hongqi
    Gao, Qihang
    Lu, Chao
    Zhang, Qingshun
    Yan, Xiaobing
    CHINESE PHYSICS B, 2019, 28 (10)
  • [43] Transferred Graphene Monolayer to β-Ga2O3 as a Diffusion Barrier for Based Power Device Applications
    Labed, Madani
    Park, Bo-In
    Kim, Jekyung
    Park, Jang Hyeok
    Min, Ji Young
    Jeon, Ho Jung
    Kim, Jeehwan
    Rim, You Seung
    ACS NANO, 2025, 19 (09) : 8842 - 8851
  • [44] Tuning the intrinsic electric field of Janus-TMDs to realize high-performance β-Ga2O3 device based on β-Ga2O3/Janus-TMD heterostructures
    Yuan, Haidong
    Su, Jie
    Zhang, Pengliang
    Lin, Zhenhua
    Zhang, Jincheng
    Zhang, Jie
    Chang, Jingjing
    Hao, Yue
    MATERIALS TODAY PHYSICS, 2021, 21
  • [45] Design and Optimization of β-Ga2O3 on (h-BN layered) Sapphire for High Efficiency Power Transistors: A Device-Circuit-Package Perspective
    Mahajan, Bikram K.
    Chen, Yen-Pu
    Ahn, Woojin
    Zagni, Nicolo
    Alam, Muhammad Ashraful
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [46] Tuning the intrinsic electric field of Janus-TMDs to realize high-performance β-Ga2O3 device based on β-Ga2O3/Janus-TMD heterostructures
    Yuan, Haidong
    Su, Jie
    Zhang, Pengliang
    Lin, Zhenhua
    Zhang, Jincheng
    Zhang, Jie
    Chang, Jingjing
    Hao, Yue
    Materials Today Physics, 2021, 21
  • [47] Material-Device-Circuit Co-Design of 2-D Materials-Based Lateral Tunnel FETs
    Agarwal, Tarun
    Fiori, Gianluca
    Soree, Bart
    Radu, Iuliana
    Heyns, Marc
    Dehaene, Wim
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 979 - 986
  • [48] MOS3: A New Physics-Based Explicit Compact Model for Lightly Doped Short-Channel Triple-Gate SOI MOSFETs
    Kloes, Alexander
    Schwarz, Mike
    Holtij, Thomas
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (02) : 349 - 358
  • [49] Low driven voltage green electroluminescent device based on Er:Ga2O3/GaAs heterojunction
    Deng, Gaofeng
    Saito, Katsuhiko
    Tanaka, Tooru
    Guo, Qixin
    OPTICAL MATERIALS, 2021, 116
  • [50] Electro-Thermal Co-Design β-Ga2O3 MOS-Type Trench Diode Based on Optimized Trench-Sidewall Interface Quality Strategy and Mechanism Study
    Li, Yuan
    Yang, Yitong
    He, Yunlong
    Lv, Yuanjie
    Wang, Yuangang
    Lu, Xiaoli
    Ma, Xiaohua
    Hao, Yue
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2024, 12 (06) : 5874 - 5883