A Physics-Based Compact Electrothermal Model of β -Ga2O3 MOSFETs for Device-Circuit Co-Design

被引:0
|
作者
Zhou, Kai [1 ]
Zhou, Xuanze [1 ]
He, Song [1 ]
Xu, Guangwei [1 ]
Wang, Lingfei [2 ]
Wang, Yibo [3 ]
Han, Genquan [4 ]
Long, Shibing [1 ]
机构
[1] Univ Sci & Technol China, Sch Microelect, Hefei 230026, Peoples R China
[2] Chinese Acad Sci, Key Lab Microelect Devices & Integrat Technol, Inst Microelect, Beijing 100029, Peoples R China
[3] Chinese Acad Sci, Suzhou Inst Nanotech & Nanobion SINANO, Suzhou 215123, Peoples R China
[4] Xidian Univ, Sch Microelect, Key Lab Wide Band Gap Semicond Mat & Devices, Xian 710071, Peoples R China
关键词
Semiconductor device modeling; MOSFET; Mathematical models; Substrates; Computational modeling; Analytical models; Logic gates; Beta-gallium oxide (beta-Ga2O3) metal-oxide-semiconductor field-effect transistors (MOSFETs); channel temperature; compact model; design-technology co-optimization (DTCO); electrothermal coupling; self-heating effect (SHE); THERMAL MANAGEMENT; BETA-GA2O3; PERFORMANCE; RESISTANCE;
D O I
10.1109/TCPMT.2024.3439337
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The electrothermal coupling effect on transistors is an intractableness of power circuits optimization, particularly for recent novel materials with high performance but low thermal conductivity, like beta-gallium oxide (beta -Ga2O3). Self-consistent calculations of electrothermal coupling effect in beta -Ga2O3 metal-oxide-semiconductor field-effect transistors (MOSFETs) are essential to assess the thermal behavior from device to circuit level. In this article, we proposed a physics-based compact electrothermal model of beta -Ga2O3 MOSFETs. Analytical solutions of current, terminal charge, and channel temperature are obtained based on surface potential, Ward-Dutton's charge-partitioning scheme, and Fourier's heat conduction law, respectively. Moreover, temperature-dependence mobility and device power dissipation are employed to couple electrical and thermal properties by embedding a two-order RC thermal subcircuit. The model is rigidly verified by comparing against experimental data and 3-D-FEM simulations under different process conditions. Especially, the calibrated model is used to evaluate the effect of technology parameters such as substrate material and thickness on boost converter performance, providing design space in design-technology co-optimization (DTCO) flow.
引用
收藏
页码:2231 / 2239
页数:9
相关论文
共 50 条
  • [1] A Physics-based Thermal Model of Nanosheet MOSFETs for Device-Circuit Co-design
    Cai, Linlin
    Chen, Wangyong
    Chang, Pengying
    Du, Gang
    Zhang, Xing
    Kang, Jinfeng
    Liu, Xiaoyan
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [2] A Surface Potential Based Compact Model for ß-Ga2O3 Power MOSFETs
    Zhou, Kai
    Zhou, Xuanze
    Miao, Songming
    He, Qiming
    Hao, Weibing
    Du, Jiahong
    Xu, Guangwei
    Long, Shibing
    2022 19TH CHINA INTERNATIONAL FORUM ON SOLID STATE LIGHTING & 2022 8TH INTERNATIONAL FORUM ON WIDE BANDGAP SEMICONDUCTORS, SSLCHINA: IFWS, 2022, : 159 - 160
  • [3] A process/physics-based compact model for nonclassical CMOS device and circuit design
    Fossum, JG
    Ge, L
    Chiang, MH
    Trivedi, VP
    Chowdhury, MM
    Mathew, L
    Workman, GO
    Nguyen, BY
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 919 - 926
  • [4] 3D Vertical RRAM Array and Device Co-design with Physics-based Spice Model
    Xu, Weijie
    Zhao, Yudi
    Huang, Peng
    Liu, Xiaoyan
    Kang, Jinfeng
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [5] Computationally efficient physics-based compact CNTFET model for circuit design
    Fregonese, Sebastien
    d'Honincthun, Hugues Cazin
    Goguet, Johnny
    Maneux, Cristell
    Zimmer, Thomas
    Bourgoin, Jean-Philippe
    Dollfus, Philippe
    Galdin-Retailleau, Sylvie
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1317 - 1327
  • [6] Mixed-mode circuit simulation to characterize Ga2O3 MOSFETs in different device structures
    Lee, Inhwan
    Kumar, Avinash
    Zeng, Ke
    Singisetti, Uttam
    Yao, Xiu
    2017 IEEE 5TH WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS (WIPDA), 2017, : 185 - 189
  • [7] Physics-Based Device-Circuit Cooptimization Scheme for 7-nm Technology Node SRAM Design and Beyond
    Huo, Qiang
    Wu, Zhenhua
    Wang, Xingsheng
    Huang, Weixing
    Yao, Jiaxin
    Bu, Jianhui
    Zhang, Feng
    Li, Ling
    Liu, Ming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (03) : 907 - 914
  • [8] Spacer Thickness Optimization for FinFET-based Logic and Memories: A Device-Circuit Co-design Approach
    Gupta, Sumeet Kumar
    Roy, Kaushik
    DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10, 2012, 50 (04): : 187 - 192
  • [9] A compact model of DC I-V characteristics for depleted Ga2O3 MOSFETs
    Jia, Xiaole
    Wang, Yibo
    Yang, Jinyu
    Liu, Yan
    Hao, Yue
    Han, Genquan
    MICROELECTRONICS JOURNAL, 2023, 140
  • [10] Physics-Based Compact I-V Model for δ-Doped β-(AlxGa1-x)2O3/Ga2O3 HFET Involving Parallel Conduction
    Patnaik, Akash
    Jaiswal, Neeraj K.
    Sharma, Pankaj
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (10) : 5242 - 5248