Low-latency Communication in RISC-V Clusters

被引：0
|
作者：
Foundation for Research and Technology - Hellas, Crete, Heraklion, Greece [1 ]
不详 [2 ]
CA, United States
机构：
来源：
ACM Int. Conf. Proc. Ser. | / 73-83期
基金：
欧盟地平线“2020”;
关键词：
Costs - Open source software;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Accelerated RISC-V for SIKE
    Elkhatib, Rami
    Azarderakhsh, Reza
    Mozaffari-Kermani, Mehran
    2021 IEEE 28TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH 2021), 2021, : 131 - 138
  • [22] RISC-V Online Tutor
    Morgan, Fearghal
    Beretta, Arthur
    Gallivan, Ian
    Clancy, Joseph
    Rousseau, Frederic
    George, Roshan
    Bako, Laszlo
    Callaly, Frank
    ONLINE ENGINEERING AND SOCIETY 4.0, 2022, 298 : 131 - 143
  • [23] A RISC-V Neuromorphic Micro-Controller Unit (vMCU) with Event-Based Physical Interface and Computational Memory for Low-Latency Machine Perception and Intelligence at the Edge
    Mendat, Daniel R.
    Sengupta, Jonah P.
    Tognetti, Gaspar
    Villemur, Martin
    Pouliquen, Philippe O.
    Montano, Sergio
    Sanni, Kayode
    Molin, Jamal L.
    Zachariah, Nishant
    Doxas, Isidoros
    Andreou, Andreas G.
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [24] A RISC-V SoC for Mobile Payment Based on Visible Light Communication
    Zhong, Xinchao
    Sham, Chiu-Wing
    Ma, Longyu
    APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, : 102 - 105
  • [25] Extending a RISC-V Core with a CAN-FD Communication Unit
    Popovici, Cosmin-Andrei
    Stan, Andrei
    2022 26TH INTERNATIONAL CONFERENCE ON SYSTEM THEORY, CONTROL AND COMPUTING (ICSTCC), 2022, : 31 - 36
  • [26] Extended RISC-V hardware architecture for future digital communication systems
    Tourres, Mael
    Chavet, Cyrille
    Le Gal, Bertrand
    Crenne, Jeremie
    Coussy, Philippe
    2021 IEEE 4TH 5G WORLD FORUM (5GWF 2021), 2021, : 224 - 229
  • [27] Rapid RISC: Fast Customization of RISC-V Processors
    Donofrio, David D.
    Leidel, John D.
    OPEN ARCHITECTURE/OPEN BUSINESS MODEL NET-CENTRIC SYSTEMS AND DEFENSE TRANSFORMATION 2022, 2022, 12119
  • [28] RISC-V Dives Into AI > Demand for machine learning means RISC-V chips will be everywhere
    Moore, Samuel K.
    IEEE SPECTRUM, 2022, 59 (04) : 5 - 7
  • [29] RISC-V2: A Scalable RISC-V Vector Processor
    Patsidis, Kariofyllis
    Nicopoulos, Chrysostomos
    Sirakoulis, Georgios Ch
    Dimitrakopoulos, Giorgos
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [30] Information Flow Tracking in RISC-V
    Shirley, Geraldine
    Saqib, Fareena
    2019 IEEE 16TH INTERNATIONAL CONFERENCE ON SMART CITIES: IMPROVING QUALITY OF LIFE USING ICT, IOT AND AI (IEEE HONET-ICT 2019), 2019, : 199 - 200
12345