A Cascaded ReRAM-based Crossbar Architecture for Transformer Neural Network Acceleration

被引：0
|
作者：
Xu, Jiahong [1 ]
Liu, Haikun [1 ]
Peng, Xiaoyang [1 ]
Duan, Zhuohui [1 ]
Liao, Xiaofei [1 ]
Jin, Hai [1 ]
机构：
[1] Huazhong University of Science and Technology, Hubei, Wuhan, China
来源：
ACM Transactions on Design Automation of Electronic Systems | 2024年 / 30卷 / 01期
关键词：
53;
D O I：
10.1145/3701034
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks
    Chen, Yan
    Zhang, Jing
    Xu, Yuebing
    Zhang, Yingjie
    Zhang, Renyuan
    Nakashima, Yasuhiko
    IEICE TRANSACTIONS ON ELECTRONICS, 2019, E102C (07) : 580 - 584
  • [22] Optimizing Motion Estimation with an ReRAM-Based PIM Architecture
    Liu, Bing
    Shen, Zhaoyan
    Jia, Zhiping
    Cai, Xiaojun
    WIRELESS ALGORITHMS, SYSTEMS, AND APPLICATIONS, PT I, 2020, 12384 : 285 - 297
  • [23] ReRAM-Based In-Memory Computing for Search Engine and Neural Network Applications
    Halawani, Yasmin
    Mohammad, Baker
    Abu Lebdeh, Muath
    Al-Qutayri, Mahmoud
    Al-Sarawi, Said E.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2019, 9 (02) : 388 - 397
  • [24] ReRAM-Sharing: Fine-Grained Weight Sharing for ReRAM-Based Deep Neural Network Accelerator
    Song, Zhuoran
    Li, Dongyue
    He, Zhezhi
    Liang, Xiaoyao
    Jiang, Li
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [25] Quarry: Quantization-based ADC Reduction for ReRAM-based Deep Neural Network Accelerators
    Azamat, Azat
    Asim, Faaiz
    Lee, Jongeun
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [26] On Minimizing Analog Variation Errors to Resolve the Scalability Issue of ReRAM-Based Crossbar Accelerators
    Kang, Yao-Wen
    Wu, Chun-Feng
    Chang, Yuan-Hao
    Kuo, Tei-Wei
    Ho, Shu-Yin
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 3856 - 3867
  • [27] A Versatile ReRAM-based Accelerator for Convolutional Neural Networks
    Mao, Manqing
    Sun, Xiao Yu
    Peng, Xiaochen
    Yu, Shimeng
    Chakrabarti, Chaitali
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2018, : 211 - 216
  • [28] A ReRAM-Based Processing-In-Memory Architecture for Hyperdimensional Computing
    Liu, Cong
    Wu, Kaibo
    Liu, Haikun
    Jin, Hai
    Liao, Xiaofei
    Duan, Zhuohui
    Xu, Jiahong
    Li, Huize
    Zhang, Yu
    Yang, Jing
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 512 - 524
  • [29] ReRAM-based Processing-in-Memory Architecture for Blockchain Platforms
    Wang, Fang
    Shen, Zhaoyan
    Han, Lei
    Shao, Zili
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 615 - 620
  • [30] A ReRAM-Based Convolutional Neural Network Accelerator Using the Analog Layer Normalization Technique
    Gi, Sang-Gyun
    Lee, Hyunkeun
    Jang, Jingon
    Lee, Byung-Geun
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (06) : 6442 - 6451
12345