Classifying load and store instructions for memory renaming

被引：0
|
作者：
Reinman, Glenn [1 ]
Calder, Brad [1 ]
Tullsen, Dean [1 ]
Tyson, Gary [1 ]
Austin, Todd [1 ]
机构：
[1] Univ of California, San Diego, CA, United States
来源：
Proceedings of the International Conference on Supercomputing | 1999年
关键词：
Number: 9733278,9701708, Acronym: CISE, Sponsor: Directorate for Computer and Information Science and Engineering,;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：399 / 407
相关论文
共 50 条
  • [1] Thorough Evaluation of GPU Shared Memory Load and Store Instructions
    Okamoto, Satoshi
    Ito, Yasuaki
    Nakano, Koji
    Bordim, Jacir L.
    2014 SECOND INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2014, : 614 - 616
  • [2] BENCHMARKING VECTOR INDIRECT LOAD STORE INSTRUCTIONS
    UEHARA, T
    TSUDA, T
    SUPERCOMPUTER, 1991, 8 (06): : 57 - 74
  • [3] On the energy consumption of Load/Store AVX instructions
    Jakobs, Thomas
    Ruenger, Gudula
    PROCEEDINGS OF THE 2018 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS), 2018, : 319 - 327
  • [4] Using virtual Load/Store queues (VLSQs) to reduce the negative effects of reordered memory instructions
    Jaleel, A
    Jacob, B
    11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 191 - 200
  • [5] Reducing memory traffic via redundant store instructions
    Molina, C
    González, A
    Tubella, J
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, PROCEEDINGS, 1999, 1593 : 1246 - 1249
  • [6] Efficient embedded code generation with multiple load/store instructions
    Paek, Yunheung
    Ahn, Minwook
    Cho, Doosan
    Kim, Taehwan
    SOFTWARE-PRACTICE & EXPERIENCE, 2007, 37 (11): : 1133 - 1159
  • [7] Feasibility and Pragmatics of Classifying Working Memory Load with an Electroencephalograph
    Grimes, David
    Tan, Desney S.
    Hudson, Scott E.
    Shenoy, Pradeep
    Rao, Rajesh P. N.
    CHI 2008: 26TH ANNUAL CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2008, : 835 - 844
  • [8] A cache memory prioritizing long waiting load instructions
    Hasegawa, Yusuke
    Suzuki, Ken-ichi
    Nakamura, Tadao
    INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL, 2007, 10 (05): : 663 - 671
  • [9] A USUALLY LINEAR ALGORITHM FOR REGISTER ASSIGNMENT USING EDGE PLACEMENT OF LOAD AND STORE INSTRUCTIONS
    DHAMDHERE, DM
    COMPUTER LANGUAGES, 1990, 15 (02): : 83 - 94
  • [10] The value locality of store instructions
    Lepak, KM
    Lipasti, MH
    PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2000, : 182 - 191
12345