On the design of constant settling time AGC circuits

被引：0
|
作者：
Columbia Univ, New York, United States [1 ]
机构：
来源：
IEEE Trans Circuits Syst II Analog Digital Signal Process | / 3卷 / 283-294期
关键词：
Amplifiers (electronic) - Gain control - Limiters - Mathematical models;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] On the design of constant settling time AGC circuits
    Khoury, JM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (03): : 283 - 294
  • [2] Fixed time constant AGC circuits
    Khoury, JM
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 261 - 264
  • [3] AGC and IF amplifier circuits design
    Cai, LY
    Song, WT
    Luo, HW
    Fang, HH
    2003 IEEE TOPICAL CONFERENCE ON WIRELESS COMMUNICATION TECHNOLOGY, 2003, : 42 - 46
  • [4] On Settling Time in Electrical Circuits with Deterministic and Random Inputs
    Ionel, Raul
    Tiponut, Virgil
    Ionel, Sabin
    Lie, Ioan
    PROCEEDINGS OF THE 12TH WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS: NEW ASPECTS OF CIRCUITS, 2008, : 206 - +
  • [5] An estimation of voltage settling time for RC-circuits
    Nechepurenko, Yu. M.
    Ovchinnikov, G. V.
    RUSSIAN JOURNAL OF NUMERICAL ANALYSIS AND MATHEMATICAL MODELLING, 2010, 25 (03) : 253 - 259
  • [6] BROADBAND AGC CIRCUITS
    PEPPIATT, HJ
    HALL, JA
    FULLER, AJ
    PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1967, 55 (02): : 220 - &
  • [7] Design of a novel envelope detector for fast-settling circuits
    Alegre, J. P.
    Celma, Santiago
    Calvo, Belen
    del Pozo, Jose Maria Garcia
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (01) : 4 - 9
  • [8] Effect of jitter on the settling time of mesochronous clock retiming circuits
    Naveen Kadayinti
    Amitalok J. Budkuley
    Maryam S. Baghini
    Dinesh K. Sharma
    Analog Integrated Circuits and Signal Processing, 2019, 101 : 623 - 640
  • [9] Effect of jitter on the settling time of mesochronous clock retiming circuits
    Kadayinti, Naveen
    Budkuley, Amitalok J.
    Baghini, Maryam S.
    Sharma, Dinesh K.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 101 (03) : 623 - 640
  • [10] CMOS OPERATIONAL-AMPLIFIER WITH NEARLY CONSTANT SETTLING TIME
    KLINKE, R
    HOSTICKA, BJ
    PFLEIDERER, HJ
    ZIMMER, G
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (04): : 309 - 314
12345