DESIGN OF TERNARY LOGIC CIRCUITS USING M-NAND AND NOT GATES.

被引：0
|
作者：
Odaka, Akio [1 ]
Satoh, Kunio [1 ]
机构：
[1] Tokai Univ, Hiratsuka, Jpn, Tokai Univ, Hiratsuka, Jpn
来源：
| 1600年 / 16期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
13
引用
收藏
相关论文
共 50 条
  • [1] Design of ternary logic gates and circuits using GNRFETs
    Madhuri, Badugu Divya
    Sunithamani, Subramani
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (07) : 972 - 979
  • [2] ON THE DESIGN OF CMOS TERNARY LOGIC-CIRCUITS USING T-GATES
    CHEW, BP
    MOUFTAH, HT
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 63 (02) : 229 - 239
  • [3] Optimization of Combinational Logic Circuits Using NAND Gates and Genetic Programming
    Rajaei, Arezoo
    Houshmand, Mahboobeh
    Rouhani, Modjtaba
    SOFT COMPUTING IN INDUSTRIAL APPLICATIONS, 2011, 96 : 405 - +
  • [4] Energy efficient design of unbalanced ternary logic gates and arithmetic circuits using CNTFET
    Khurshid, Tabassum
    Singh, Vikram
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 163
  • [5] CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 217 - 225
  • [6] DESIGN OF NAND LOGIC SWITCHING CIRCUITS
    SWAN, W
    RADIO AND ELECTRONIC ENGINEER, 1974, 44 (01): : 27 - 32
  • [7] Design of Ternary Logic Circuits using CNTFET
    Prasad, Vikash
    Banerjee, Anirban
    Das, Debaprasad
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [8] Manufacturing Reusable NAND Logic Gates and Their Initial Circuits for DNA Nanoprocessors
    Molden, Tatiana A.
    Grillo, Marcella C.
    Kolpashchikov, Dmitry M.
    CHEMISTRY-A EUROPEAN JOURNAL, 2021, 27 (07) : 2421 - 2426
  • [9] Design and realization of XOR, OR, and NAND light logic gates using GaAs heterostructure
    Feyza Sonmez
    Sukru Ardali
    Burcu Arpapay
    Ugur Serincan
    Engin Tiras
    Applied Physics A, 2025, 131 (2)
  • [10] Design of Ternary Logic Circuits Using GNRFET and RRAM
    Shaik Javid Basha
    P. Venkatramana
    Circuits, Systems, and Signal Processing, 2023, 42 : 7335 - 7356
12345