One-hot residue coding for low delay-power product CMOS design

被引：0

作者：

Grand Valley State Univ, Grand Rapids, United States ^{[1
]}

机构：

来源：

IEEE Trans Circuits Syst II Analog Digital Signal Process | / 3卷 / 303-313期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[1] One-hot residue coding for low delay-power product CMOS design
Chren, WA
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (03): : 303 - 313
[2] Delay-power product simulation results for one-hot residue number system arithmetic circuits
Chren, WA
Brogdon, CH
Andrevska, D
PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 544 - 547
[3] One-Hot Residue Logarithmic Number Systems
Arnold, Mark G.
Kouretas, Ioannis
Paliouras, Vassilis
Morgan, Austin
2019 IEEE 29TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS 2019), 2019, : 97 - 102
[4] IMPROVED FEEDBACK ECL GATE WITH LOW DELAY-POWER PRODUCT FOR SUBNANOSECOND REGION
REIN, HM
RANFFT, R
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (01) : 80 - 82
[5] Low power-delay-product dynamic CMOS circuit design techniques
Xue, H.
Ren, S.
ELECTRONICS LETTERS, 2017, 53 (05) : 302 - 303
[6] RSA decryption using the one-hot residue number system
Chren, WA
Brogdon, CH
PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 551 - 554
[7] PN code generator with low delay-power product for spread-spectrum communication systems
Chren, WA
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (12): : 1506 - 1511
[8] Efficient Modular Adder Designs Based on Thermometer and One-Hot Coding
Jafarzadehpour, Fereshteh
Molahosseini, Amir Sabbagh
Zarandi, Azadeh Alsadat Emrani
Sousa, Leonel
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (09) : 2142 - 2155
[9] IMPROVED FEEDBACK ECL GATE WITH LOW DELAY-POWER PRODUCT FOR SUB-NANOSECOND REGION - COMMENT
HUGHES, JB
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (02) : 276 - 278
[10] Automated design and insertion of optimal one-hot bus encoders
Wohl, Peter
Waicukauski, John A.
Patel, Sanjay
25th IEEE VLSI Test Symposium, Proceedings, 2007, : 409 - 415

← 1 2 3 4 5 →