New style of buffer architecture of ATM switch

被引:0
|
作者
Bai, Hui
Duan, Zhenghua
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:104 / 107
相关论文
共 50 条
  • [1] A new ATM switch architecture: Scalable shared buffer
    Seidel, D
    Raju, A
    Bayoumi, MA
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 772 - 775
  • [2] Architecture, defect tolerance, and buffer design for a new ATM switch
    Jain, VK
    Lin, L
    Horiguchi, S
    SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 248 - 258
  • [3] Architecture, defect tolerance, and buffer design for a new ATM switch
    Jain, VK
    Lin, L
    Horiguchi, S
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (04): : 338 - 345
  • [4] A modular and scalable ATM switch using shared buffer architecture
    Park, YK
    Lee, G
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 318 - 321
  • [5] A new shared-buffer packet switch in ATM networks
    Huang, TY
    COMPUTER COMMUNICATIONS, 2001, 24 (3-4) : 445 - 451
  • [6] A CAM-based VLSI architecture for shared buffer ATM switch with fuzzy controlled buffer management
    Dou, C
    Shieh, MD
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 149 - 152
  • [7] Dynamic buffer allocation in an ATM switch
    Yaprak, E
    Chronopoulos, AT
    Psarris, K
    Xiao, Y
    COMPUTER NETWORKS, 1999, 31 (18) : 1927 - 1933
  • [8] A multicasting ATM switch architecture
    Seidel, DF
    Bayoumi, MA
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2140 - 2143
  • [9] An output-shared buffer ATM switch
    Li, J
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 147 - 148