Time redundancy based soft-error tolerance to rescue nanometer technologies

被引：0
|
作者：
Nicolaidis, M. [1 ]
机构：
[1] TIMA
来源：
Proceedings of the IEEE VLSI Test Symposium | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：86 / 94
相关论文
共 50 条
  • [1] Time redundancy based soft-error tolerance to rescue nanometer technologies
    Nicolaidis, M
    [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 86 - 94
  • [2] Soft-error tolerance analysis and optimization of nanometer circuits
    Dhillon, YS
    Diril, AU
    Chatterjee, A
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 288 - 293
  • [3] An Error Correction Scheme through Time Redundancy for Enhancing Persistent Soft-Error Tolerance of CGRAs
    Imagawa, Takashi
    Hiromoto, Masayuki
    Ochi, Hiroyuki
    Sato, Takashi
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (07): : 741 - 750
  • [4] Analysis and optimization of nanometer CMOS circuits for soft-error tolerance
    Dhillon, Yuvraj S.
    Diril, Abdulkadir U.
    Chatterjee, Abhijit
    Singh, Adit D.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (05) : 514 - 524
  • [5] On-Demand Redundancy Grouping: Selectable Soft-Error Tolerance for a Multicore Cluster
    Rogenmoser, Michael
    Wistoff, Nils
    Vogel, Pirmin
    Gurkaynak, Frank
    Benini, Luca
    [J]. 2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 398 - 401
  • [6] Evaluation of a soft error tolerance technique based on time and/or space redundancy
    Anghel, L
    Alexandrescu, D
    Nicolaidis, M
    [J]. 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 237 - 242
  • [7] Autonomous Soft-Error Tolerance of FPGA Configuration Bits
    Das, Anup
    Venkataraman, Shyamsundar
    Kumar, Akash
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 8 (02)
  • [8] Design for soft-error robustness to rescue deep submicron scaling
    Nicolaidis, M
    [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1140 - 1140
  • [9] Improving soft-error tolerance of FPGA configuration bits
    Srinivasan, S
    Gayasen, A
    Vijaykrishnan, N
    Kandemir, M
    Xie, Y
    Irwin, MJ
    [J]. ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 107 - 110
  • [10] A NEW SOFT-ERROR PHENOMENON IN ULSI SRAMS - INVERTED DEPENDENCE OF SOFT-ERROR RATE ON CYCLE TIME
    MURAKAMI, S
    WADA, T
    EINO, M
    UKITA, M
    NISHIMURA, Y
    SUZUKI, K
    ANAMI, K
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (04): : 853 - 858
12345