Simulation of the processor array with reconfigurable bus system on the PRAM

被引：0
|
作者：
Natl Taiwan Normal Univ, Taipei, Taiwan [1 ]
机构：
来源：
J Chin Inst Eng Trans Chin Inst Eng Ser A | / 5卷 / 615-622期
关键词：
This work was supported in part by National Science Council ofthe Republic ofChina under Contract NSC 84-25ll-S-003-089;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
17
引用
收藏
相关论文
共 50 条
  • [31] Design of reconfigurable array processor for multimedia application
    Zhu Yun
    Lin Jiang
    Shuai Wang
    Xingjie Huang
    Hui Song
    Xueting Li
    Multimedia Tools and Applications, 2018, 77 : 3639 - 3657
  • [32] Design of reconfigurable array processor for multimedia application
    Yun, Zhu
    Jiang, Lin
    Wang, Shuai
    Huang, Xingjie
    Song, Hui
    Li, Xueting
    MULTIMEDIA TOOLS AND APPLICATIONS, 2018, 77 (03) : 3639 - 3657
  • [33] IMAGE COMPONENT LABELING ON RECONFIGURABLE PROCESSOR ARRAY
    MARESCA, M
    BAGLIETTO, P
    GIORDANO, A
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 327 - 334
  • [34] Constant-time algorithms for minimum spanning tree and related problems on processor array with reconfigurable bus systems
    Pan, Tien-Tai
    Lin, Shun-Shii
    1600, Oxford University Press (45):
  • [35] Constant-time algorithms for minimum spanning tree and related problems on processor array with reconfigurable bus systems
    Pan, TT
    Lin, SS
    COMPUTER JOURNAL, 2002, 45 (02): : 174 - 186
  • [36] Fast nearest neighbor algorithms on a linear array with a reconfigurable pipelined bus system
    Pan, Y
    Li, KQ
    Zheng, SQ
    THIRD INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS, PROCEEDINGS (I-SPAN '97), 1997, : 444 - 450
  • [37] Multiple Addition and Prefix Sum on a Linear Array with a Reconfigurable Pipelined Bus System
    Amitava Datta
    The Journal of Supercomputing, 2004, 29 : 303 - 317
  • [38] Multiple addition and prefix sum on a linear array with a reconfigurable pipelined bus system
    Datta, A
    JOURNAL OF SUPERCOMPUTING, 2004, 29 (03): : 303 - 317
  • [39] One Dimensional SIMD Array Processor with Segmentable Bus
    Zhang, Fa-cun
    Liu, Wei
    Wang, Qian-kun
    CEIS 2011, 2011, 15
  • [40] The flexible processor - Dynamically reconfigurable logic array for personal-use emulation system
    Ohkawa, T
    Nozawa, T
    Fujibayashi, M
    Miyamoto, N
    Leo, K
    Kita, S
    Kotani, K
    Ohmi, T
    2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 279 - 282
12345