Simulation of the processor array with reconfigurable bus system on the PRAM

被引：0

作者：

Natl Taiwan Normal Univ, Taipei, Taiwan ^{[1
]}

机构：

来源：

J Chin Inst Eng Trans Chin Inst Eng Ser A | / 5卷 / 615-622期

关键词：

This work was supported in part by National Science Council ofthe Republic ofChina under Contract NSC 84-25ll-S-003-089;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[1] Simulation of the processor array with reconfigurable bus system on the PRAM
Lin, SS
JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 1996, 19 (05) : 615 - 622
[2] CONSTANT TIME SORTING ON A PROCESSOR ARRAY WITH A RECONFIGURABLE BUS SYSTEM
WANG, BF
CHEN, GH
LIN, FC
INFORMATION PROCESSING LETTERS, 1990, 34 (04) : 187 - 192
[3] An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system
He, Min
Wu, Xiaolong
Zheng, Si Qing
COMPUTERS & ELECTRICAL ENGINEERING, 2009, 35 (06) : 951 - 965
[4] 2-DIMENSIONAL PROCESSOR ARRAY WITH A RECONFIGURABLE BUS SYSTEM IS AT LEAST AS POWERFUL AS CRCW MODEL
WANG, BF
CHEN, GH
INFORMATION PROCESSING LETTERS, 1990, 36 (01) : 31 - 36
[5] Fast and processor efficient parallel matrix multiplication algorithms on a linear array with a reconfigurable pipelined bus system
Li, KQ
Pan, Y
Zheng, SQ
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1998, 9 (08) : 705 - 720
[6] Fast and processor efficient parallel matrix multiplication algorithms on a linear array with a reconfigurable pipelined bus system
State Univ of New York, New Paltz, United States
IEEE Trans Parallel Distrib Syst, 8 (705-720):
[7] Quicksort on a linear array with a reconfigurable pipelined bus system
Pan, Y
Hamdi, M
SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, 1996, : 313 - 319
[8] Parallel hierarchical clustering algorithms on processor arrays with a reconfigurable bus system
Tsai, HR
Horng, SJ
Lee, SS
Tsai, SS
Kao, TW
PATTERN RECOGNITION, 1997, 30 (05) : 801 - 815
[9] Reconfigurable Digital/Analog processor array for the simulation of gene regulatory networks
Huang, Ta-Chien D.
Zukowski, Charles A.
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 552 - +
[10] Linear array with a reconfigurable pipelined bus system - Concepts and applications
Pan, Y
Li, KQ
INFORMATION SCIENCES, 1998, 106 (3-4) : 237 - 258

← 1 2 3 4 5 →