Process technology - Gate dielectrics - SiON and high-k dielectrics

被引：0
|
作者：
Martin, F.
Lee, J.
机构：
来源：
Technical Digest - International Electron Devices Meeting | 2000年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Identifying the most promising high-k gate dielectrics
    Wallace, R.M.
    Wilk, G.D.
    2001, Cahners Publishing Co. Inc. (24)
  • [22] Band engineering in the high-k dielectrics gate stacks
    Wang, S. J.
    Dong, Y. F.
    Feng, Y. P.
    Huan, A. C. H.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2332 - 2335
  • [23] Interface control of high-k gate dielectrics on Ge
    Caymax, M.
    Houssa, M.
    Pourtois, G.
    Bellenger, F.
    Martens, K.
    Delabie, A.
    Van Elshocht, S.
    APPLIED SURFACE SCIENCE, 2008, 254 (19) : 6094 - 6099
  • [24] High-K gate dielectrics for sub-100 nm CMOS technology
    Lee, SJ
    Lee, CH
    Kim, YH
    Luan, HF
    Bai, WP
    Jeon, TS
    Kwong, DL
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 303 - 308
  • [25] Soft breakdown phenomena in high-K gate dielectrics
    Satake, H
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 307 - 318
  • [26] Electrical characterization of high-k gate dielectrics on semiconductors
    Ma, T. P.
    APPLIED SURFACE SCIENCE, 2008, 255 (03) : 672 - 675
  • [27] Selective wet etching of high-k gate dielectrics
    Christenson, K
    Schwab, B
    Wagener, T
    Rosengren, B
    Riley, D
    Barnett, J
    ULTRA CLEAN PROCESSING OF SILICON SURFACES V, 2003, 92 : 129 - 132
  • [28] Study of high-k gate dielectrics by means of positron annihilation
    Uedono, A.
    Naito, T.
    Otsuka, T.
    Ito, K.
    Shiraishi, K.
    Yamabe, K.
    Miyazaki, S.
    Watanabe, H.
    Umezawa, N.
    Hamid, A.
    Chikyow, T.
    Ohdaira, T.
    Suzuki, R.
    Ishibashi, S.
    Inumiya, S.
    Kamiyama, S.
    Akasaka, Y.
    Nara, Y.
    Yamada, K.
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 4, NO 10, 2007, 4 (10): : 3599 - +
  • [29] Simulation of nanofloating gate memory with high-k stacked dielectrics
    Govoreanu, B
    Blomme, P
    Van Houdt, J
    De Meyer, K
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 299 - 302
  • [30] Threshold voltage model for MOSFETs with high-K gate dielectrics
    Liu, XY
    Kang, JF
    Sun, L
    Han, RQ
    Wang, YY
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) : 270 - 272
12345