Issues in implementing queuing and scheduling for high-performance routers

被引:0
|
作者
Kumar, Praveen
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
7
引用
收藏
相关论文
共 50 条
  • [21] Exploiting Graphics Processors for High-performance IP Lookup in Software Routers
    Zhao, Jin
    Zhang, Xinya
    Wang, Xin
    Deng, Yangdong
    Fu, Xiaoming
    2011 PROCEEDINGS IEEE INFOCOM, 2011, : 301 - 305
  • [22] Techniques for implementing high-performance processor cores
    Schulte, Gregory
    Boppana, Vamsi
    EDN, 2009, 54 (15) : 28 - 33
  • [23] Performance evaluation of an alternative IP lookup scheme for implementing high-speed routers
    Chung, MY
    Park, J
    Kim, JH
    Ahn, BJ
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (12): : 2764 - 2772
  • [24] On implementing a high-performance open API with java
    Lucent Softswitch Development Department, Lucent Technologies, Naperville, IL
    不详
    不详
    1600, 123-138 (2003):
  • [25] IMPLEMENTING A PACKAGING STRATEGY FOR HIGH-PERFORMANCE COMPUTERS
    BAUST, SG
    DISCHLER, RJ
    WESTBROOK, S
    HIGH PERFORMANCE SYSTEMS-THE MAGAZINE FOR TECHNOLOGY CHAMPIONS, 1990, 11 (01): : 28 - 31
  • [26] Techniques for implementing high-performance processor cores
    Schulte, Gregqry
    Boppana, Vamsi
    EDN, 2009, 54 (16) : 28 - 33
  • [27] HIPIQS: A high-performance switch architecture using input queuing
    Sivaram, R
    Stunkel, CB
    Panda, DK
    FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, 1998, : 134 - 143
  • [28] HIPIQS: A high-performance switch architecture using input queuing
    Sivaram, R
    Stunkel, CB
    Panda, DK
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2002, 13 (03) : 275 - 289
  • [29] Guest editorial - High-performance optical switches/routers for high-speed Internet
    Hamdi, M
    Chao, HJ
    Blumenthal, DJ
    Leonardi, E
    Qiao, CM
    Yun, KY
    Ramaswami, R
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2003, 21 (07) : 1013 - 1017
  • [30] PERFORMANCE ISSUES IN HIGH-PERFORMANCE TRANSACTION PROCESSING ARCHITECTURES
    BHIDE, A
    STONEBRAKER, M
    LECTURE NOTES IN COMPUTER SCIENCE, 1989, 359 : 277 - 300