共 50 条
- [1] Impulse immunity test method for digital Integrated Circuits [J]. PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY, 2003, : 249 - 252
- [2] SELECTING INPUTS TO TEST DIGITAL CIRCUITS ON COMPLEX IC BOARDS [J]. ELECTRONICS, 1972, 45 (15): : 88 - &
- [3] Test strategy planning method for complex integrated circuits [J]. 2002 IEEE AUTOTESTCON PROCEEEDINGS, SYSTEMS READINESS TECHNOLOGY CONFERENCE, 2002, : 640 - 649
- [4] Test method for crosstalk-induced delay faults in digital circuits [J]. ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 434 - 437
- [6] Test method based on neural network for crosstalk faults in digital circuits [J]. FIFTH INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, 2009, 7133
- [8] Digital oscillation-test method for delay and stuck-at fault testing of digital circuits [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 91 - 100
- [10] TEST GENERATION SYSTEM FOR DIGITAL CIRCUITS [J]. NEC RESEARCH & DEVELOPMENT, 1978, (49): : 16 - 24