Evaluating Signs of Determinants Using Single-Precision Arithmetic

被引：0
|
作者：
INRIA, BP93, 06902 Sophia-Antipolis Cedex, France [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
Algorithmica (New York) | / 2卷 / 111-132期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
We propose a method of evaluating signs of 2 × 2 and 3 × 3 determinants with b-hit integer entries using only b and (b + 1)-bit arithmetic, respectively. This algorithm has numerous applications in geometric computation and provides a general and practical approach to robustness. The algorithm has been implemented and compared with other exact computation methods.
引用
收藏
相关论文
共 50 条
  • [31] Fast and robust RNS algorithm for evaluating signs of determinants
    Univ of Windsor, Windsor, Canada
    Comput Math Appl, 8 (9-14):
  • [32] A fast and robust RNS algorithm for evaluating signs of determinants
    Dimitrov, VS
    Jullien, GA
    Miller, WC
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1998, 35 (08) : 9 - 14
  • [33] Using multiple-precision arithmetic
    Smith, DM
    COMPUTING IN SCIENCE & ENGINEERING, 2003, 5 (04) : 88 - 93
  • [34] A Fast Single-Precision Floating-Point Multiplier Based on Karatsuba and Vedic Algorithms
    Yi Q.-M.
    Fu Q.-G.
    Shi M.
    Luo A.-W.
    Chen J.-W.
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2021, 50 (03): : 368 - 374
  • [35] A Radix-4 Single-Precision Floating Point Divider based on Digit Set Interleaving
    Rust, Ingo
    Noll, Tobias G.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 709 - 712
  • [36] FPGA Implementation of a Single-Precision Floating-Point Multiply-Accumulator with Single-Cycle Accumulation
    Paidimarri, Arun
    Cevrero, Alessandro
    Brisk, Philip
    Ienne, Paolo
    PROCEEDINGS OF THE 2009 17TH IEEE SYMPOSIUM ON FIELD PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2009, : 267 - +
  • [37] High performance and energy efficient single-precision and double-precision merged floating-point adder on FPGA
    Zhang, Hao
    Chen, Dongdong
    Ko, Seok-Bum
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2018, 12 (01): : 20 - 29
  • [38] Single-Precision Floating-Point Multiplier Design Using Quantum-Dot Cellular Automata with Power Dissipation Analysis
    Gudivada, A. Arunkumar
    Sudha, Gnanou Florence
    ADVANCES IN SIGNAL PROCESSING AND COMMUNICATION ENGINEERING, ICASPACE 2021, 2022, 929 : 103 - 116
  • [39] Single-precision CCSD and CCSD(T) Calculations with Density Fitting Approximations on Graphics Processing Units
    Wang, Zhifan
    He, Bing
    Lu, Yanzhao
    Wang, Fan
    ACTA CHIMICA SINICA, 2022, 80 (10) : 1401 - 1409
  • [40] An area-delay efficient single-precision floating-point multiplier for VLSI systems
    Anuradha
    Patel, Sujit Kumar
    Singhal, Subodh Kumar
    MICROPROCESSORS AND MICROSYSTEMS, 2023, 98
12345