Bipolar or CMOS? What has to be Considered in Point-to-Point Connections.

被引:0
|
作者
Haseloff, Eilhard
机构
来源
Elektronik Munchen | 1986年 / 35卷 / 16期
关键词
DATA TRANSMISSION EQUIPMENT - INTEGRATED CIRCUITS;
D O I
暂无
中图分类号
学科分类号
摘要
The bipolar families of Schottky and low-power Schottky TTL have recently been supplemented by faster advanced counterparts. Further improvement have led to CMOS circuits. A comparison is made of the various types and it is shown how to obtain optimal results in data transmission systems.
引用
收藏
页码:89 / 94
相关论文
共 47 条
  • [21] A Robust 2x2 CMOS Receiver Array for Meter-Scale Point-to-Point OOK VLC Links
    Fahs, Bassem
    Chowdhury, Asif J.
    Ghasemi, Javad
    Zarkesh-Ha, Payman
    Hella, Mona M.
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 663 - 666
  • [22] What has posterity done for us? It's not the point
    Ken Caldeira
    Nature, 2002, 420 : 605 - 605
  • [23] What has posterity done for us? It's not the point
    Lawrence H. Goulder
    Robert N. Stavins
    Nature, 2002, 420 : 605 - 605
  • [24] What has posterity done for us? It's not the point
    Caldeira, K
    NATURE, 2002, 420 (6916) : 605 - 605
  • [26] Toothache: At what point has a pontocerebellar angle tumor to be evoked?
    Imholz, B.
    Lombardi, T.
    Scolozzi, P.
    REVUE DE STOMATOLOGIE DE CHIRURGIE MAXILLO-FACIALE ET DE CHIRURGIE ORALE, 2015, 116 (03) : 161 - 165
  • [27] Interactive connections in the classroom from the students' point of view: What happens, what helps
    Walden, B
    Burnham, B
    13TH ANNUAL CONFERENCE ON DISTANCE TEACHING & LEARNING: COMPETITION CONNECTION COLLABORATION, 1997, : 349 - 354
  • [28] A 500-MHz 4-Mb CMOS pipeline-burst cache SRAM with point-to-point noise reduction coding I/O
    Nakamura, K
    Takeda, K
    Toyoshima, H
    Noda, K
    Ohkubo, H
    Uchida, T
    Shimizu, T
    Itani, T
    Tokashiki, K
    Kishimoto, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1758 - 1765
  • [29] A 500MHz 4Mb CMOS pipeline-burst cache SRAM with point-to-point noise reduction coding I/O
    Nakamura, K
    Takeda, K
    Toyoshima, H
    Noda, K
    Ohkubo, H
    Uchida, T
    Shimizu, T
    Itani, T
    Tokashiki, K
    Kishimoto, K
    1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 406 - 407
  • [30] The heritage of mead & conway: What has remained the same, what has changed, what was missed, and what lies ahead [point of view]
    Casale-Rossi, M., 1600, Institute of Electrical and Electronics Engineers Inc. (102):