TESTABLE CHIP DESIGN STRUCTURE.

被引：0
|
作者：
Anon
机构：
来源：
IBM technical disclosure bulletin | 1985年 / 28卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
INTEGRATED CIRCUIT TESTING
引用
收藏
页码：2297 / 2299
相关论文
共 50 条
  • [41] Earth structure.
    不详
    NATURE, 1904, 69 : 488 - 488
  • [42] Stellar structure.
    Russell, HN
    Atkinson, RD
    NATURE, 1931, 127 : 894 - 894
  • [43] Stellar structure.
    Milne, EA
    NATURE, 1931, 127 : 269 - 269
  • [44] A highly testable and diagnosable fabrication process test chip
    Bhavsar, DK
    Echeruo, U
    Akeson, DR
    Bowhill, WJ
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 853 - 861
  • [45] Mapping IBD genes: Implications of study design and population structure.
    Hampe, J
    Nurnberg, P
    Raedler, A
    Lochs, H
    Schreiber, S
    GASTROENTEROLOGY, 1997, 112 (04) : A991 - A991
  • [46] DESIGN OF TESTABLE AUTOMATON NETWORKS
    EVTUSHENKO, NV
    MATROSOVA, AY
    AUTOMATION AND REMOTE CONTROL, 1991, 52 (03) : 416 - 423
  • [47] LOGICAL DATABASE DESIGN - FROM ENTITY MODEL TO DBMS STRUCTURE.
    Davenport, R.A.
    Australian Computer Journal, 1979, 11 (03): : 82 - 97
  • [48] DESIGN OF EASILY TESTABLE LOGIC
    ROMANKEVICH, AM
    STUKACH, ND
    AUTOMATION AND REMOTE CONTROL, 1991, 52 (03) : 428 - 434
  • [49] The Design of a Modelling, Monitoring and Validation Method for a Solid Wall Structure.
    O'Leary, Timothy P.
    Menzies, Gillian
    Duffy, Aidan
    6TH INTERNATIONAL BUILDING PHYSICS CONFERENCE (IBPC 2015), 2015, 78 : 243 - 248
  • [50] THE DESIGN OF A TESTABLE PARALLEL MULTIPLIER
    SUNG, JH
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (03) : 411 - 416
12345