共 50 条
- [2] Genetic Algorithm Based Method for Escaping Routing Congestion in VLSI Circuits 2024 11TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN, ICCE-TAIWAN 2024, 2024, : 289 - 290
- [3] A genetic algorithm for channel routing in VLSI design COMPUTERS AND THEIR APPLICATIONS, 2000, : 181 - 185
- [5] Parallel genetic algorithm for performance-driven VLSI routing IEEE Transactions on Evolutionary Computation, 1997, 1 (01): : 29 - 39
- [6] A genetic algorithm for VLSI channel routing in the presence of cyclic vertical constraints PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 393 - 396
- [7] A depth-first-search controlled gridless incremental routing algorithm for VLSI circuits IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 86 - 92
- [8] A novel parallel genetic algorithm for the graph coloring problem in VLSI channel routing ICNC 2007: THIRD INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 4, PROCEEDINGS, 2007, : 101 - +
- [9] A stable partitioning algorithm for VLSI circuits PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 163 - 166
- [10] A Firefly Algorithm Approach for Routing in VLSI 2012 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS (ISCAIE 2012), 2012,