共 50 条
- [32] Sigma-delta based clock recovery using on-chip PLL in FPGA 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, : 135 - +
- [34] A 2.7-Gb/s Clock and Data Recovery Circuit Based on D/PLL 32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 284 - 288
- [35] A New Algorithm of Design of Fixturing Scheme Based on RBR and CBR MECHATRONICS AND INTELLIGENT MATERIALS III, PTS 1-3, 2013, 706-708 : 1847 - 1851
- [36] An adaptive early video slice discard (A-ESD) scheme for nonguaranteed ATM services ICICS - PROCEEDINGS OF 1997 INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING, VOLS 1-3: THEME: TRENDS IN INFORMATION SYSTEMS ENGINEERING AND WIRELESS MULTIMEDIA COMMUNICATIONS, 1997, : 1632 - 1637
- [38] A clock and data recovery PLL for variable bit rate NRZ data using adaptive phase frequency detector IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 956 - 963
- [39] Support for RSVP-based services over ATM networks IEEE GLOBECOM 1996 - GLOBAL INTERNET'96, CONFERENCE RECORD: COMMUNICATIONS: THE KEY TO GLOBAL PROSPERITY, 1996, : 10 - 15