New adaptive clock recovery scheme of CBR services over ATM based on PLL technique

被引：0
|
作者：
Yang, Zhen
Hu, Jiajun
机构：
来源：
Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University | / 31卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：11 / 14
相关论文
共 50 条
  • [1] Clock recovery for circuit emulation services over ATM
    CastelBranco, L
    Nunes, MS
    BROADBAND COMMUNICATIONS: GLOBAL INFRASTRUCTURE FOR THE INFORMATION AGE, 1996, : 617 - 625
  • [2] Clock recovery for CBR traffic in wireless ATM networks
    Wu, XW
    Wu, SQ
    Sun, HR
    Li, LM
    ICC'97: 1997 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - TOWARDS THE KNOWLEDGE MILLENNIUM, CONFERENCE RECORD - VOLS 1-3, 1997, : 16 - 20
  • [3] JITTER WANDER ANALYSIS OF ADAPTIVE CLOCK RECOVERY FOR CONSTANT BIT-RATE SERVICES OVER ATM
    MULVEY, M
    ALLEY, DM
    FLETCHER, I
    BT TECHNOLOGY JOURNAL, 1995, 13 (03): : 46 - 51
  • [4] Buffer control technique for transmission frequency recovery of CBR connections over ATM networks
    Panza, G
    Cucchi, S
    Meli, D
    ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 2187 - 2190
  • [5] A flexible technique for source clock recovery of real-time services in ATM networks
    Moura, AA
    Leitao, MJ
    IEEE ATM '97 WORKSHOP, PROCEEDINGS, 1997, : 178 - 187
  • [6] Short-Delay Clock Recovery for CBR Services in PTN
    Lv, Shuai
    Lu, Yueming
    Ji, Yuefeng
    IEEE COMMUNICATIONS LETTERS, 2009, 13 (10) : 791 - 793
  • [7] Service clock recovering in CBR services: Adaptive vs SRTS
    Merayo, LA
    Alonso, J
    Marino, J
    BROADBAND COMMUNICATIONS: GLOBAL INFRASTRUCTURE FOR THE INFORMATION AGE, 1996, : 608 - 616
  • [8] ANALYTICAL METHODS FOR TIMING ASPECTS OF THE TRANSPORT OF CBR SERVICES OVER ATM
    RAID, ABD
    MULVEY, M
    BT TECHNOLOGY JOURNAL, 1995, 13 (03): : 26 - 34
  • [9] NOVEL PLL-BASED CLOCK DISTRIBUTION SCHEME
    EMBABI, SHK
    ISLAM, KI
    ELECTRONICS LETTERS, 1993, 29 (21) : 1813 - 1814
  • [10] Dual-loop digital PLL design for adaptive clock recovery
    Kim, TH
    Kim, B
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 347 - 352
12345