HIERARCHICAL LOOSE ROUTING FOR GATE ARRAYS.

被引：0

|

作者：

Winter, Klaus

Mlynski, Dieter A.

机构：

来源：

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | 1986年 / CAD-6卷 / 05期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

INTEGRATED CIRCUITS, LSI

引用

下载

收藏

相关论文

共 50 条

[21] PROGRAMMABLE LOGIC ARRAYS.
Mitchell, Thomas W.
Electronic Design, 1976, 24 (15) : 98 - 101
[22] NEW GLOBAL ROUTING SUBSYSTEM FOR CMOS GATE ARRAYS
LU, A
WU, X
ZHUANG, W
CHEN, WK
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1994, 141 (05): : 421 - 426
[23] Conjugated trigonometric arrays.
Fejer, L
JOURNAL FUR DIE REINE UND ANGEWANDTE MATHEMATIK, 1914, 144 (1/4): : 48 - 56
[24] PYROELECTRIC DETECTOR ARRAYS.
Roundy, Carlos B.
Laser focus, 1980, 16 (12):
[25] DNA nanostructure arrays.
Seeman, NC
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2000, 220 : U429 - U429
[26] Review: Frequency Arrays.
Soper, HE
BIOMETRIKA, 1922, 14 : 418 - 419
[27] HIERARCHICAL GATE-ARRAY ROUTING ON A HYPERCUBE MULTIPROCESSOR
OLUKOTUN, OA
MUDGE, TN
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1990, 8 (04) : 313 - 324
[28] SHARP CORP MEETS CUSTOM NEEDS WITH ITS LZ-90 GATE ARRAYS.
Miyata, Keiichi
JEE, Journal of Electronic Engineering, 1983, 20 (197): : 34 - 38
[29] Hierarchical interconnection structures for field programmable gate arrays
Lai, YT
Wang, PT
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (02) : 186 - 196
[30] A METHOD OF IMPROVING THE TERMINAL ASSIGNMENT IN THE CHANNEL ROUTING FOR GATE ARRAYS
TERAI, M
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (03) : 329 - 336

← 1 2 3 4 5 →