The debug slicing of logic programs

被引:0
|
作者
Szilágyi, Gyöngyi [1 ]
Harmath, László [1 ]
Gyimóthy, Tibor [1 ]
机构
[1] Research Group on Artificial Intelligence, Hungarian Academy of Sciences, Aradi vértanuk tere 1, 6720 Szeged, Hungary
来源
Acta Cybernetica | 2001年 / 15卷 / 02期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:257 / 278
相关论文
共 50 条
  • [21] Static slicing of reactive programs
    Kulkarni, AR
    Ramesh, S
    THIRD IEEE INTERNATIONAL WORKSHOP ON SOURCE CODE ANALYSIS AND MANIPULATION - PROCEEDINGS, 2003, : 98 - 107
  • [22] Applying Evolutionary Techniques to Debug Functional Programs
    de la Encina, Alberto
    Hidalgo-Herrero, Mercedes
    Rabanal, Pablo
    Rubio, Fernando
    BIO-INSPIRED SYSTEMS: COMPUTATIONAL AND AMBIENT INTELLIGENCE, PT 1, 2009, 5517 : 318 - 326
  • [23] Static slicing for pervasive programs
    Lu, Heng
    Chan, W. K.
    Tse, T. H.
    QSIC 2006: SIXTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, PROCEEDINGS, 2006, : 185 - +
  • [24] Slicing Concurrent Constraint Programs
    Falaschi, Moreno
    Gabbrielli, Maurizio
    Olarte, Carlos
    Palamidessi, Catuscia
    LOGIC-BASED PROGRAM SYNTHESIS AND TRANSFORMATION, LOPSTR 2016, 2017, 10184 : 76 - 93
  • [25] Visual tools to debug Prolog IV programs
    Bouvier, P
    ANALYSIS AND VISUALIZATION TOOLS FOR CONSTRAINT PROGRAMMING, 2000, 1870 : 177 - 190
  • [26] 2 WAYS OF SLICING PROGRAMS
    MIDDLETON, AG
    INFORMATION AND SOFTWARE TECHNOLOGY, 1989, 31 (02) : 77 - 84
  • [27] Static slicing of threaded programs
    Krinke, J
    ACM SIGPLAN NOTICES, 1998, 33 (07) : 35 - 42
  • [28] Interprocedural Slicing of Generic Programs
    Barpanda, Soubhagya Sankar
    Biswal, Baikuntha Narayan
    Behera, Sasmita Rani
    Ray, Mitrabinda
    Mohapatra, Durga Prasad
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2009, : 570 - 573
  • [29] Debug Automation for Logic Circuits Under Timing Variations
    Dehbashi, Mehdi
    Fey, Goerschwin
    IEEE DESIGN & TEST, 2013, 30 (06) : 60 - 69
  • [30] Logic-AAA: Debug of Logic Failures with an on-ATE Expert System
    Nigh, Chris
    Blanton, R. D.
    2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,