共 50 条
- [22] A Floorplan-aware Interactive Tool Flow for NoC Design and Synthesis IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 379 - +
- [23] An IDE for the Design, Verification and Implementation of Security Protocols 2017 IEEE 28TH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW 2017), 2017, : 157 - 163
- [24] HiPS : Hierarchical Petri Net Design, Simulation, Verification and Model Checking Tool 2017 IEEE 6TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), 2017,
- [25] Verification of memory access protocols in behavioral synthesis PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 972 - 975
- [26] Interactive verification of game design and playing strategies 14TH IEEE INTERNATIONAL CONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2002, : 425 - 430
- [28] Hardware design and simulation for verification FORMAL METHODS FOR HARDWARE VERIFICATION, 2006, 3965 : 1 - 29
- [29] Explaining Swarm Design Concepts Using an Interactive, Bottom-up Simulation Tool INNOVATIVE TECHNIQUES IN INSTRUCTION TECHNOLOGY, E-LEARNING, E-ASSESSMENT AND EDUCATION, 2008, : 298 - +
- [30] THE INTERACTIVE DISPLAY DESIGN TOOL - AN APPLICATION PROGRAM FOR PART-TASK SIMULATION DEVELOPMENT PROCEEDINGS OF THE HUMAN FACTORS SOCIETY 33RD ANNUAL MEETING, VOL 1: PERSPECTIVES, 1989, : 375 - 379