Effect of back-gate bias on tunneling leakage in a gated p+-n diode

被引:0
|
作者
Chen, Ming-Jer [1 ]
机构
[1] Inst of Electron, Nat Chiao-Tung, Univ, Hsin-Chu, Taiwan, China
来源
Electron device letters | 1991年 / 12卷 / 05期
关键词
Semiconductor Materials - Electric Properties;
D O I
暂无
中图分类号
学科分类号
摘要
The author describes observations of a thin-oxide gate-controlled p+-n diode in which tunneling leakage current characteristics were seen to have both dependent and independent components due to the substrate bias voltage. Previously proposed models for leakage current do not account for this observation. It is argued that this observation can be reasonably explained by the nature of the modulation of the surface space-charge region over the heavily dope p+ region as well as over the n-type substrate.
引用
收藏
页码:249 / 251
相关论文
共 50 条
  • [1] EFFECT OF BACK-GATE BIAS ON TUNNELING LEAKAGE IN A GATED P+-N DIODE
    CHEN, MJ
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (05) : 249 - 251
  • [2] Back-gate bias enhanced band-to-band tunneling leakage in scaled MOSFET's
    Chen, MJ
    Huang, HT
    Hou, CS
    Yang, KN
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (04) : 134 - 136
  • [3] Back-gate bias effect on partially depleted SOI/MOS back-gate performances under radiation condition
    Zhou Xin-Jie
    Li Lei-Lei
    Zhou Yi
    Luo Jing
    Yu Zong-Guang
    ACTA PHYSICA SINICA, 2012, 61 (20)
  • [4] Back-gate bias effect in the SOI gate controlled hybrid transistor (GCHT)
    Huang, R
    Zhang, X
    Xi, XM
    Li, YX
    Wang, YY
    1997 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1997, : 157 - 160
  • [5] Back-gate bias effect on the linearity of pocket doped FDSOI MOSFET
    Chandrasekar, L.
    Raskin, Jean-Pierre
    Pradhan, K. P.
    Shaik, Rameez Raja
    MICROELECTRONICS JOURNAL, 2022, 121
  • [6] On the influence of the back-gate bias on InGaAs Trigate MOSFETs
    Marin, Enrique G.
    Ruiz, Francisco G.
    Godoy, Andres
    Gonzalez-Medina, Jose M.
    Tienda-Luna, I. M.
    Toral, Alejandro
    Gamiz, Francisco
    2016 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2016), 2016, : 230 - 233
  • [7] Impact of back-gate bias on the hysteresis effect in partially depleted SOI MOSFETs
    罗杰馨
    陈静
    周建华
    伍青青
    柴展
    余涛
    王曦
    Chinese Physics B, 2012, 21 (05) : 477 - 482
  • [8] AN ANALYTICAL BACK-GATE BIAS EFFECT MODEL FOR ULTRATHIN SOI CMOS DEVICES
    SIM, JH
    KUO, JB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (04) : 755 - 765
  • [9] Impact of back-gate bias on the hysteresis effect in partially depleted SOI MOSFETs
    Luo Jie-Xin
    Chen Jing
    Zhou Jian-Hua
    Wu Qing-Qing
    Chai Zhan
    Yu Tao
    Wang Xi
    CHINESE PHYSICS B, 2012, 21 (05)
  • [10] Back-gate effect of SOI LDMOSFETs
    Bi, Jinshun
    Song, Limei
    Hai, Chaohe
    Han, Zhengsheng
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2008, 29 (11): : 2148 - 2152