共 50 条
- [3] Through-substrate trenches for RF isolation in wafer-level chip-scale package 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 13 - 17
- [4] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging Lee, H.-Y. (hylee@ajou.ac.kr), 1600, Japan Society of Applied Physics (42):
- [5] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (9A): : 5531 - 5535
- [6] On-chip high-Q inductor using wafer-level chip-scale package technology 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 173 - 176
- [9] Ball impact responses of wafer-level chip-scale packages 2006 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY CONFERENCE TAIWAN (IMPACT), PROCEEDINGS, 2006, : 127 - +