Wafer-level chip-scale package favors small-form-factor ASICS

被引:0
|
作者
Allan, Roger
机构
关键词
Application specific integrated circuits - Approximation theory - Ball grid arrays;
D O I
暂无
中图分类号
学科分类号
摘要
A fully qualified, high-performance, low-power, and small-form-factor wafer-level chip scale package (W-CSP) has been developed by Oki Semiconductor. The product is available in BGA- and LGA-type styles, and targets chip sizes from 2 by 2 mm up to 8 by 8 mm with pin counts up to 250 pins. The package has the same pin count of other packages, yet it is half the size of a fine-pitch BGA package and one-fourth the size of a fine-pitch QFP package. The W-CSP, which is made up of a molded halogen-free resin with a thickness as small as 0.4 mm, the package has a reliability rating equivalent to conventional packages.
引用
收藏
相关论文
共 50 条
  • [1] Wafer-Level Assembly of Physics Package for Chip-Scale Atomic Clocks
    Guo, Ping
    Meng, Hongling
    Dan, Lin
    Zhao, Jianye
    IEEE SENSORS JOURNAL, 2022, 22 (07) : 6387 - 6398
  • [2] Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale Package
    Wang, Kai-Li
    Lin, Bing-Yang
    Wu, Cheng-Wen
    Lee, Mincent
    Chen, Hao
    Lin, Hung-Chih
    Peng, Ching-Nen
    Wang, Min-Jer
    IEEE DESIGN & TEST, 2017, 34 (03) : 50 - 58
  • [3] Through-substrate trenches for RF isolation in wafer-level chip-scale package
    Sinaga, SM
    Polyakov, A
    Bartek, M
    Burghartz, JN
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 13 - 17
  • [4] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging
    Lee, H.-Y. (hylee@ajou.ac.kr), 1600, Japan Society of Applied Physics (42):
  • [5] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging
    Lee, HY
    Kwon, YS
    Song, YT
    Park, JY
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (9A): : 5531 - 5535
  • [6] On-chip high-Q inductor using wafer-level chip-scale package technology
    Yang, Hsueh-An
    Wang, Chen-Chao
    Zheng, Po-Jen
    Wang, Wei-Chung
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 173 - 176
  • [7] Wafer-level chip-scale package lead-free solder fatigue: A critical review
    Arriola, Emmanuel R.
    Ubando, Aristotle T.
    Gonzaga, Jeremias A.
    Lee, Chang-Chun
    ENGINEERING FAILURE ANALYSIS, 2023, 144
  • [8] Cyclic bending reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Wang, Tong Hong
    Tsai, Han-Hui
    Jen, Ming-Hwa R.
    MICROELECTRONICS RELIABILITY, 2007, 47 (01) : 111 - 117
  • [9] Ball impact responses of wafer-level chip-scale packages
    Lai, Yi-Shao
    Chang, Hsiao-Chuan
    Yeh, Chang-Lin
    2006 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY CONFERENCE TAIWAN (IMPACT), PROCEEDINGS, 2006, : 127 - +
  • [10] On-chip high-Q variable inductor using wafer-level chip-scale package technology
    Okada, Kenichi
    Sugawara, Hirotaka
    Ito, Hiroyuki
    Itoi, Kazuhisa
    Sato, Masakazu
    Abe, Hiroshi
    Ito, Tatsuya
    Masu, Kazuya
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2401 - 2406