BALANCE MULTIPROCESSOR SYSTEM.

被引：0

作者：

Thakkar, Shreekant ^{[1
]}

Gifford, Paul ^{[1
]}

Fielland, Garay ^{[1
]}

机构：

[1] Sequential Computer Systems Inc,, Beaverton, OR, USA, Sequential Computer Systems Inc, Beaverton, OR, USA

来源：

IEEE Micro | 1988年 / 8卷 / 01期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

COMPUTER SYSTEMS, DIGITAL

引用

页码：57 / 69

共 50 条

[1] THE BALANCE MULTIPROCESSOR SYSTEM
THAKKAR, S
GIFFORD, P
FIELLAND, G
IEEE MICRO, 1988, 8 (01) : 57 - 69
[2] SWITCHING CONTROL MULTIPROCESSOR SYSTEM.
Yamada, Takahiko
Miki, Shuji
1600, (17):
[3] X83 MULTIPROCESSOR SYSTEM.
Ducourant, M.
Commutation and Transmission, 1985, 7 (03): : 69 - 78
[4] DISTRIBUTED MULTIPROCESSOR TRAFFIC CONTROL SYSTEM.
Li, H.F.
Lau, C.C.
1978, : 259 - 264
[5] MUMS - A MULTIPROCESSOR UTILITY AND MONITORING SYSTEM.
Haney Jr., William R.
GTE Automatic Electric Worldwide Communications Journal, 1980, 18 (04): : 144 - 148
[6] CONCURRENT PASCAL MACHINE ON A MULTIPROCESSOR SYSTEM.
Furuya, Tatsumi
Bulletin of the Electrotechnical Laboratory, Tokyo, 1980, 44 (11-12): : 694 - 706
[7] DYNAMIC TRAFFIC SIMULATOR FOR THE ANALYSIS OF A MULTIPROCESSOR SYSTEM.
Suhler, Paul A.
Despain, Alvin M.
Proceedings of the Summer Computer Simulation Conference, 1980, : 747 - 752
[8] MLLE--A DATAFLOW CONTROLLED MULTIPROCESSOR SYSTEM.
Beier, G.
Kappen, L.
Lutter, R.
Schoeffel, K.
Stanzel, B.
Steinberger, K.
Wilhelms, H.
IEEE Transactions on Nuclear Science, 1985, NS-32 (04) : 1426 - 1428
[9] INTERFACES BETWEEN PROTOCOL LAYERS ON A MULTIPROCESSOR SYSTEM.
Colon-Castro, Wilfredo A.
Kirkman, Deborah
1600, (02):
[10] ANALYSIS ON MEMORY CONTENTIONS IN A HOMOGENEOUS MULTIPROCESSOR SYSTEM.
Zhao, Yongjian
Okada, Hiromi
Maekawa, Sadao
1600, (19):